



READ INSTRUCTIONS



REPORT DOCUMENTATION PAGE BEFORE COMPLETING FORM GOVT ACCESSION NO. 3 RECIPIENT'S CATALOG NUMBER REPORT NUMBER 81-3T TITLE (and Subtitle) Fidelity Optimization of Microprocessor THESIS/DYSSERTATION/ AD A 1 0 467 System Simulations . 6 PERFORMING ORG. REPORT NUMBER 7. AUTHOR(a) 8. CONTRACT OR GRANT NUMBER(1) That we truck, Earnest Taylor/Landrum, Jr/. 9 PERFORMING OHGANIZATION NAME AND ADDRESS 10 PROGRAM ELEMENT PROJECT, TASK AREA & WORK UNIT PUMBERS AFIT STUDENT AT: Auburn University 11. CONTROLLING OFFICE NAME AND ADDRESS 12. REPORT DATE AFIT/NR March 1981 **WPAFB OH 45433** 13. NUMBER OF PAGES 14 MONITORING AGENCY NAME & ADDRESS(If different from Controlling Office) 15. SECURITY CLASS. (of this report) **UNCLASS** 15. DECLASSIFICATION DOWNGRADING 16. DISTRIBUTION STATEMENT (of this Report) APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED 198 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)

18. SUPPLEMENTARY NOTES

APPROVED FOR PUBLIC RELEASE: IAW AFR 190-17

Director of Public Affairs
Air Force Institute of Technology (ATC)

23 JUN 1961 Weight-Patterson AFB, OH 45433

20. ABSTRACT (Continue on reverse side if necessary and identify by block number)

ATTACHED

DD 1 JAN 73 1473

EDITION OF 1 NOY 65 IS OBSOLETE

SECURITY CLASSISTICATION OF THIS PAGE (When Date Entered

AFIT RESEARCH ASSESSMENT

The purpose of this questionnaire is to ascertain the value and/or contribution of research accomplished by students or faculty of the Air Force Institute of Technology (ATC). It would be greatly appreciated if you would complete the following questionnaire and return it to:

		Wright-Patterson AFE	3 OH 45433
RESEARCH	TITLE: Fidelity Opti	mization of Microprocessor	System Simulations
AUTHOR:	Earnest Taylor Landr	um, Jr.	
	ASSESSMENT QUESTIONS:		
1.	Did this research contri	bute to a current Air Force proj	ject?
	() a. YES	() b. NO	
		arch topic is significant enough ion or another agency if AFIT ha	n that it would have been researched ad not?
	() a. YES	() b. NO	
agency acresearch	chieved/received by virtu		
	() a. MAN-YEARS	() b. \$_	
results (of the research may, in f	to attach equivalent dollar val act, be important. Whether or n h (3. above), what is your estim	not you were able to establish an
	() a. HIGHLY SIGNIFICANT	() b. SIGNIFICANT () c.	SLIGHTLY () d. OF NO SIGNIFICANT SIGNIFICANCE
details	concerning the current ap	r comments you may have on the a plication, future potential, or s questionnaire for your stateme	
NAME		GRADE	POSITION
ORGANIZA	TION	LOCATION	
STATEMEN	T(s):		

A

AFIT/NR WRIGHT-PATTERSON AFB OH 45433

OFFICIAL BUSINESS PENALTY FOR PRIVATE USE. \$300



BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 73236 WASHINGTON D.C.

POSTAGE WILL BE PAID BY ADDRESSEE

AFIT/ DAA Wright-Patterson AFB OH 45433 NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES



FIDELITY OPTIMIZATION OF MICROPROCESSOR SYSTEM SIMULATIONS

Earnest Taylor Landrum, Jr.

A Thesis

Submitted to

the Graduate Faculty of

Auburn University

in Partial Fulfillment of the

Requirements for the

Degree of

Master of Science

Auburn, Alabama

March 19, 1981

FIDELITY OPTIMIZATION OF MICROPROCESSOR SYSTEM SIMULATIONS

Earnest Taylor Landrum, Jr.

Certificate of Approval:

V. P. Nelson, Assistant Professor Chairman Electrical Engineering J. D. Irwin, Professor Electrical Engineering

J. S. Boland, Professor Electrical Engineering Paul F. Parks, Dean Graduate School

FIDELITY OPTIMIZATION OF MICROPROCESSOR

SYSTEM SIMULATIONS

Earnest Taylor Landrum, Jr.

Permission is herewith granted to Auburn University to make copies of this thesis at its discretion, upon the request of individuals or institutions and at their expense. The author reserves all publications rights.

Signature of Author

Date 3 Lebruary 1981

Copy sent to:

Name

Date

VITA

Earnest Taylor Landrum, Jr., son of Earnest T. and Lois (Dean)

Landrum, was born July 24, 1948, in San Antonio, Texas. He attended

Greenville County, South Carolina, public schools and graduated

from Greenville Senior High School, Greenville, South Carolina, in

1966. In September 1966 he entered the Georgia Institute of Technology and received the degree of Bachelor of Science (Physics) in

June 1970. He then entered the United States Air Force as a second

lieutenant. He entered graduate studies at Auburn University in June

1977. He married Kathleen, daughter of Edwin J. and Ethel (Hoeck)

Clisham in June 1977. They have one daughter, Jessica Dean.

THESIS ABSTRACT

FIDELITY OPTIMIZATION OF MICROPROCESSOR

SYSTEM SIMULATIONS

Earnest Taylor Landrum, Jr.

Master of Science, March 19, 1981 (B.S., Georgia Institute of Technology, 1970)

117 Typed Pages

Directed by Victor P. Nelson

The development of a microprocessor system simulation that would accurately portray the operation of the system at a very fine level of detail was studied. This optimization in the area of fidelity was broken into three tasks. A preprocessor program was written to improve the operator interface to an existing simulation driver program. An existing microprocessor simulation, designed to run under the simulation driver program, was extensively modified to reflect actual machine level operations rather than abstract level functions. A simulation of a programmable parallel interface was developed and mated to the microprocessor simulation. Examples and possibilities for system level simulation are discussed and analyzed.

TABLE OF CONTENTS

LIST	OF	TABI	LES.	•		•		•	• .		•	•		•												vi i
LIST	OF	FIGU	JRES				•		•		•		•			•				•	•					vii
I.	I	NTROI	OUCT	ION			•				•						•									1
II.	P	REPRO	CES	sor	DE	ÆL	OP	ME	NTS	s .		•					•		•		•			•		4
III.	F	IDEL	TY	ORG.	AN I	ZAT	'IO	N	OF	A	SIN	MUI	LAT	ric	ON						•					11
		Con CPU	ropr trol Sup Sup	Fu por	nct: t G	ion	s	ul	at:	ion																
IV.	Ε	XPER:	LMEN	TAL	RE	SUL	TS										•	•		•		•	•		•	24
٧.	С	ONCL	JSIO	NS					•		•	•	•	•	•		•									31
REFE	REN	CES.						•					•								•				•	35
APPE:	IDN	CES.												•			•		•			•	•			36
		Sim	Sim ulat	ion	of	In	ite	1	80	80	Mi		opi	ro	ces	S S (or									

Preprocessor Assembly Language Routines

LIST OF TABLES

1.	Preprocessor	Routine	List		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	8
2.	Prominent Pre	processo	r Fea	itur	es																Ç

LIST OF FIGURES

1.	Preprocessor Program Structure 6
2.	HLT Command Routine
3.	Immediate Instruction Handler Routine
4.	CPU Group
5.	Simulated Intel 8255 Configuration
6.	Test Program Listings
7.	Simulator Output, Page 1
8.	Simulator Output, Page 2
9.	Timing Analysis

I. INTRODUCTION

The work to be described in this thesis focuses on simulation of microprocessor-based systems, pursuing three related objectives.

First, simulation routines must have an efficient human interface to allow effective interaction with the user and efficient use of the simulation capabilities. Secondly, the simulation program of the target machine should be a highly faithful model of that machine, to allow use of the simulation results with a minimum of corrections for simulator-based peculiarities. Finally, the target machine must be complete enough to accurately portray system operation, including input/output functions.

Thus, there were three logically connected tasks to be done. The first task was to develop a preprocessor program to increase the utility and ease of operation of an existing simulator program, based on a hardware description language. The second task was to develop a microprocessor simulation, avoiding the abstract level in favor of one more in line with the actual operation of the target machine. The final task was to develop the capability to simulate a complete system with input/output functions.

The simulator program used was the Computer Design Language Simulator - USF Version 2, as run on the computer system of Auburn University. This simulator program is based on Computer Design Language (CDL), a hardware description language developed by Dr. Yoahan Chu of

the University of Maryland (1,2). Using an algebraic structure, CDL describes device operations at the register transfer level. The main advantage of the language is this logical structure. Hardware devices are called by commonly used names and register transfer operations are easily understood. The simulator program retains this clear, logical translation of a hardware system into CDL. However, there are two disadvantages to using the program. Initial program and data load of the target machine must be prepared in binary machine code, which can be awkward. In addition, considerable amount of processing time is necessary, due to the intensely iterative nature of the simulation routine.

The preprocessor developed was designed to remedy one of these drawbacks. The preprocessor allows the use of assembly language to load the target machine's simulated program space. This human interface frees the user to concentrate on the results of the simulation rather than on the mechanics of achieving it. It also provides a simple set of format and semantic checks to be made on the program to be assembled. The prime requirement was to make simulation easier to achieve and correct, thus more responsive to the user.

A simulation of a microprocessor was available as a result of an earlier study (3). However, many of the routines were written only to provide a correct output, without regard to the mechanism used. The simulation was extensively modified to more closely duplicate the actual operation of the target machine. The functions of the basic support chips were defined more explicitly. Using the improved simula-

tion as a basis, the functions of representative communications chips were developed. The unique aspect of the resulting product was its ability to model an integrated system, including input/output and interrupt driven routines.

The body of this paper will further describe these three tasks. The considerations and constraints used in the development of the preprocessor are described first. The next section discusses both the
principles used to modify the Intel 8080 simulation for increased fidelity and those principles used to build a parallel communications
interface. The experimental results obtained from testing the system
are then presented. The final section contains the conclusions drawn
from the project and some suggested directions for further work in
this area.

II. PREPROCESSOR DEVELOPMENT

The CDL Simulator Program is designed for hardware simulation at the register transfer level. At this level, a processor operates by logically decoding commands and data presented in machine language. CDL is particularly efficient in expressing the decoding and execution processes. Although this feature offers great flexibility and detail in design, it becomes a drawback when simulating the execution of trail programs, due to the necessity of translating these programs into machine language. The preprocessor's major function is to translate programs written in the assembly language of the target machine into CDLcompatible machine code and load them into the assigned memory space. It operates as an assembler and loader, with appropriate support functions such as symbol table generation. The output of the assembler routine is presented in two forms for user convenience. The first version is a line by line translation of the assembly code. The program is displayed for analysis and correction of errors. The second version is the CDL-compatible card image, displaying the machine code as it is presented to the simulation program. This version is particularly helpful in tracing the execution of the simulation.

The second design goal was to provide the translation process with an adequate human interface. Careful design of the output, as discussed above, was a first step. Although the preprocessor was never intended to be a complete software development tool, routines were in-

cluded to detect and flag the type of errors likely to be made in executing trial programs on a simulated machine. These include both syntax errors in the structure of the trial program and coding errors within the program itself. These routines are limited to those that would be most useful.

An additional constraint was imposed on the preprocessor. To be compatible with the existing CDL simulation program, it has to be written in FORTRAN. FORTRAN, however, lacks the bit-level instructions necessary to deal with character data. Following the example of the basic simulation program, the preprocessor implements several required functions in IBM 370 assembly language subroutines. While there is a bonus in increased execution speed, program linkage and integration posed significant problems during development.

The choice of a target machine was also an important consideration. Since the preprocessor works with assembly language, a target machine had to be chosen in order to code the assembler. For maximum utility, the preprocessor would have to work with a significant machine, one having widespread use and a need to be simulated. It would also have to be one that had information on its internal operation widely available. The choice for this work was the Intel 8080 microprocessor.

The basic function of the preprocessor is that of a standard two pass assembler and loader (4). While FORTRAN does not lend itself to the writing of structured programs, an attempt was made to preserve logical form in the program (Figure 1). The program has a central FORTRAN driver routine, ASMINT, that performs initialization, selects




Figure 1. Preprocessor Program Structure

the required language set, directs the passes of the assembler and outputs the final code, both as hard copy and CDL compatible machine code in the program memory space. These major functions are implemented in FORTRAN subroutines, in turn supported as necessary by IBM 370 assembly language subroutines (Table 1). Assembly language is used in routines performing bit manipulation and in the routines that are highly iterative. This structure supports the design objectives of the preprocessor. As part of a time-consuming, intensely iterative program, this segment has to be relatively fast to avoid lengthening an already long program in execution. To conserve memory space and improve speed, it has to be relatively small. To improve readability and encourage both use and future improvements, it has to be relatively straightforward and simple. The overall design strategy was to produce a limited implementation that stressed utility over optimization. The prominent features of the preprocessor are listed in Table 2. For a more complete description of the features and options of the program, both the user's manual and program listing are included in this work as appendices.

Integration of the preprocessor into the CDL simulation program posed several problems. There was the language problem described earlier with the mating of FORTRAN and IBM 370 assembly language. The preprocessor also had to integrate with the CDL simulator in such a way as to preserve the human interface and the logical continuity of the main program. The design solution to this problem was to have the preprocessor produce card images of the assembled machine code and load them in accordance with the procedures for loading CDL simulator

Level	<u>Title</u>	Language	Function
First	ASMINT	FORTRAN	Assembler driver routine
Second	PASONE	FORTRAN	Assembler first pass driver
	PASTWO	FORTRAN	Assembler second pass driver
	IMAGER	FORTRAN	Build card image format
Third	Utilities		Character manipulation and assembly
	POPSUB	FORTRAN	Pseudo-op handling
	LODASM	Assembly	Operation code table loader
	LABLST	Assembly	Symbol table manager
	PCODE	Assembly	Operation code table manager
	STRING	Assembly	String decoder
	OPERAN	Assembly	Operand numerical converter
	VALRED	Assembly	Character numerical converter

Table 1. Preprocessor Routine List

Assembler options

Language

Symbol table listing

Location counter initialization

Data types

Numerical (decimal, hexadecimal, octal, binary)

Character strings

Expressions

Pseudo-ops

Assembler control (origin and end)

Data storage (byte, word, space, equality)

Input Assembly language program

Output

Assembled code listing

Loader compatible card images

Table 2. Prominent Preprocessor Features

memory space from cards. This approach maintained the continuity of the CDL simulator and relieved the necessity of creating an alternate method of introducing data into the assigned program memory space of the simulator.

Even though a specific target machine was chosen, the preprocessor was designed to permit extension into other languages to make it more versatile. One of the initial operator specifications is the language to be used by the assembler. This specification controls the operation code set selected by the program. The pseudo operation codes are indexed to allow multiple routines to be written to accommodate the different languages. Complete commonality, of course, is impossible to achieve. The IBM 370 assembly language subroutines for handling operands and addressing were specifically written to generate Intel 8080 code. However, the modular structure of the preprocessor would allow them to be replaced with subroutines suited for the desired language.

III. FIDELITY OPTIMIZATION OF A SIMULATION

One of the most important attributes of a hardware simulator is fidelity, the degree to which the simulation approximates reality. Optimization of fidelity is the process of balancing the requirements of broad principles of simulation, alternative methods of representation available in specific cases, and the priorities in performance factors of the simulation as a whole. The desired outcome is a faithful simulation that sacrifices as little as possible in attaining fidelity. This chapter describes the optimization process as applied to the specific case of the Intel 8080 microprocessor within the constraints of the CDL simulator.

Microprocessor Simulation

The operation of the Intel 8080 CPU can be analyzed down to a fine level. An instruction cycle is the time it takes to fetch and execute a single instruction. A machine cycle is generated each time a memory or I/O access is made. This machine cycle can be subdivided into separate states. In these individual states the actual micro-operations of the CPU take place. Depending on the number and type of microoperations executed within the machine cycle, there are three, four, or five states in that cycle. The number of machine cycles required to complete an instruction depends upon the number of accesses to memory or I/O. All of the 8080 instructions can be broken down in

terms of machine cycles and states (5). This analysis forms the basis for the reality that must be simulated.

There are, however, areas of operation where certain assumptions must be made to accommodate the hardware description language to the processor. An outstanding example in this project is the use of flag registers. The exact hardware logic used within the microprocessor to initiate certain sequences is embedded in the control circuits designed by the manufacturer. In order to allow the simulated microprocessor to initiate these sequences, nonexistent hardware registers have to be defined and assigned these functions. The prime example in the instruction execution portion of the simulation is the register labeled MREF. This flag is set whenever an instruction is to be executed using a memory reference as an assigned register operand. This register may not exist in the actual hardware or may not be accessible by the user. However, the simulator program can read the status of this flag register and use the results to implement the sequence of register transfers implemented in reality. The result is increased fidelity of operation. Further use of this technique is made in the implementation of control logic and will be discussed more fully in a later section.

Other general concepts should be considered within an improved simulation. The size of the simulation must be kept to a minimum by avoiding duplicate procedures. Transfer of control between similar operations is used where practical to achieve this goal. In a similar vein, the concept of execution overlap requires special handling. The 8080 microprocessor uses an overlap of the final processes of certain

instructions and the fetch of the next instruction. This overlap is used to increase the execution speed of the machine. CDL can directly support concurrent processes only in certain cases. Inclusion of the required extra routines to achieve the overlap is not justified by the small return in authenticity. The originally overlapped processes are generally included in the last scheduled machine cycle of the instruction in this simulation. The execution speed increase is thus preserved by performing the processes outside of machine time and the process is transparent, except at the precise moment of the overlap. In a few cases the simulation could not perform the required functions in the required time, even though they were not overlapped. In such instances, the simulation was designed to come as close as possible. These instances simply represent the limits of the ability of the simulation, normally visible only at the subcycle level.

The process of bringing a simulation into strict compliance with the actual operating principles is best done in several stages. A program had been developed to simulate the Intel 8080 in a multiprocessing environment (3). Therefore, the program was concerned primarily with the results of program execution and the transfer of control rather than the strict simulation of a microprocessing system. It is the basis for the instruction execution routine portion of the improved simulation. Varying degrees of fidelity required varying approaches. Some routines were completely rewritten. The HLT instruction is one example (Figure 2). The original sequence simply disables the software mechanism used to translate clock pulses into increasing machine cycle numbers. The revised sequence recognizes

ORIGINAL VERSION

Hlt

/M(1)*T(4)*P(1)*READY*IR(7)'*IR(6)/ IF (OP1(3)*OP2(2)*OP3(6)) THEN (READY=0, X=0, Y=1) ELSE (DO/SEVAL)

EXPANDED VERSION

Hlt

/M(1)*T(1)*P(1)*READY*IR(7)'*IR(6)/ IF (OP1(3)*OP2(2)*OP3(6)) THEN (HLTA=1, X=0, Y=2) ELSE (DO/SEVAL)

/M(2)*T(1)*P(1)*HLTA*READY/ SYNC=1, MEMR=1

/M(2)*T(2)*P(1)*HLTA/WAIT=1, READY=0

Figure 2. HLT Command Routine

the halt, broadcasts it as the system status and enters a wait state before disabling the software driver. The additional actions are necessary to enable the processor to communicate with other parts of a complete system.

Some instructions were changed to make more efficient use of the memory and I/O routines developed in the control sections. The STAX and LDAX execution routine was expanded to include the memory cycle that occurs and makes the instruction continue into a second machine cycle. Several instructions were thus modified to show single byte I/O transfer. Adding a cycle was generally done in a straightforward manner. The single exception was the immediate instruction handler (Figure 3). This routine recognizes the immediate instruction type and fetches the required operand, using an added memory cycle. At this point, the machine cycle numbers being carried by the simulation are incorrect, even though the elapsed timing is very close to the actual. However, the only alternative is to reproduce all of the affected instruction execution routines, changing only the machine cycle numbers, and then add them to the instruction set. The option that was chosen was to maintain the smaller set of routines and accept the single exception rather than to pay the simulation execution speed penalty for redundant code. The simulation that results from the sum of all these actions is a quite accurate model of the Intel 8080 instruction set. The next section will discuss the development of the corresponding control logic.

ORIGINAL VERSION

Immediate Instruction Handler

/M(1)*T(4)*P(1)*READY*(IR(7).ERA.IR(6))'*OP3(6)/ ADDBUFFER=PC, SYNC=1, NWR=1, DBIN=1, WAIT=1, READY=0

/M(1)*T(4)*P(1)*READY*(IR(7).ERA.IR(6))'*OP3(6)/ PC=ADDBUFFER.COUNT., TEMP=DATABUFF, IR(6)=IR(6)', X=4

EXPANDED VERSION

Immediate Instruction Handler

/M(1)*T(4)*P(1)*READY*(IR(7).ERA.IR(6))'*OP3(6)/ ALATCH=PC, MR1=1, X=0, Y=2

/M(2)*T(2)*P(1)*READY*(IR(7).ERA.IR(6))'*OP3(6)/ MR1=0

/M(2)*T(3)*P(1)*READY*(IR(7).ERA.IR(6))'*OP3(6)/ PC=ALATCH, TEMP=DATABUFF, IR(6)=IR(6)', X=4, Y=1

Figure 3. Immediate Instruction Handler Routine

Control Functions

The most important feature of faithful simulation of a microprocessor system is control function implementation. While instruction set implementation is easily structured to conform to the actual CPU microoperation sequences, the control sequences are the key
to system level simulation. The control sequences must operate on
two levels. The first level is basic system control of the CPU and
associated support modules. Functions at this level include generation of CPU status information and basic memory access. The second
level of control functions are those necessary to drive unique system
modules. A specific example of this level is a communications module used to communicate with a system peripheral.

CPU Support Group

The first level of control applies to the Intel 8080 CPU support group of modules (Figure 4). This group includes the 8080 8-bit Microprocessor, the 8224 Clock Generator and Driver, and the 8228 System Controller and Bus Driver (6). The CPU itself has few control functions that are solely internal. One example is the clock cycle incrementor function which translates the incoming clock pulses into correct machine cycle and state signals. In the simulation this mechanism also implements the asynchronous interrupt function. The other control signals involve associated modules. The 8224 module is actually not separately simulated. Its clock functions are implicit in the two phase clock defined in the hardware section. Its only other function, converting the CPU synchronization signal to a




Figure 4. CPU Group

status strobe signal, is simulated separately. The bulk of the control signals are concentrated in the 8228. Its major function is the broadcast and application of the system status. Triggered by the status strobe, the simulation of the 8228 latches the status word from the data bus and combines elements of that status word and signals from the CPU in a gating array to generate memory and I/O access signals.

The control function simulations are designed to operate similar to nested subroutines. The normal memory routines activate selected status word registers and the synchronization pulse. The synchronization pulse triggers the status strobe, which loads the 8228 status latch via the data bus. The gating array activates the primary sequences for memory access, listed in the simulation as utility routines, and deactivates the ready signal, stopping the software driven cycle clock. After the services are performed, the ready signal is reactivated to allow the clock cycle incrementor to continue. This action simulates the access speed requirements. In this particular application, the memory is assumed to be sufficiently fast that the wait state need not be entered during the access. The machine cycle and state numbers remain correct. However, since CDL requires that all actions be driven by the system clock, the two clock cycles needed to complete the access are counted. This fact affects any timing analysis interpretation.

I/O Support

The module simulated for the second layer of the system is the Intel 8255 Programmable Peripheral Interface (7). This device uses a system software generated control word to program the functional characteristics of three eight bit ports to achieve a great number of input and output configurations. The 8255 was chosen for its versatility in controlling parallel communication. The programmable configuration feature makes it a very flexible device. However, the CDL simulator driver cannot support an ambiguously defined architecture. The hardware definition section accepts only a single description of each part of the system. Once the system design has been translated by the simulation driver, that design remains fixed throughout the simulation run, restricting the utility of the software driven functional control. Complete flexibility could be obtained only by including software instructions for every possible configuration, down to a single bit level. These instructions would have to be evaluated on each iteration of the simulator to construct the correct interface. The software overhead penalty of processing all the instructions for the other unused configurations was considered excessive. Therefore a single representative configuration was chosen for simulation.

The chosen configuration contains one strobed bi-directional bus and one input port, both with appropriate handshaking control lines (Figure 5). Full interrupt and strobing capabilities are included in the simulated logic. While software control of the configuration is not possible, the set/reset function of the control lines is implemented to allow control of the handshaking signals. Appropriate chip

	PORT A	A0-A7	INPUT/OUTPUT
8255	PORT C	C0 C1 C2 C3 C4 C5 C6	INTR-B IBF-B STB-B INTR-A STB-A IBF-A ACK-A OBF-A
	PORT B	во-в7	INPUT

Figure 5. Simulated Intel 8255 Configuration

select and port select decoding logic is also simulated. Two routines are added for simplicity in the simulation. The first is an initialization routine which establishes the starting states of the handshaking lines. This routine shortens the simulated program by removing some housekeeping sequences. The second routine corresponds to a switch setting that simulates input to the 8255 by transferring memory data to the input port. This routine was necessary since there is no way to input external data to a CDL simulated machine during a simulation run. Switch statements, which are internal to the program, can only simulate true external inputs. Any process must be self-contained, as is this one.

Although parallel communication is a fairly straightforward register transfer operation, simulation of serial communication in CDL is a more complex task. The actual hardware simulation is relatively simple. Necessary components would include a holding register for the byte being transferred, a pointer to the next bit to be handled, and logic to implement the necessary line protocol. The complexity arises in timing the transfer of the information. As noted before, the CDL simulator does not handle concurrent tasking well. A central clock is defined which provides all timing information. As in the CPU simulation, a software counter mechanism would be necessary to define the internal timing for the serial transfer. The hardware and software constructs necessary for the serial interface would lengthen the simulation substantially. The simulation driver has a limit on the amount of hardware that it can incorporate into the translated architecture. There is no limit imposed on the software, but due to the sequential,

iterative nature of the driver, a penalty in execution speed is paid for each statement. These limitations did not favor an additional interface.

A second reason for not implementing the serial interface was evident from the nature of its operation. For low speed applications, at 300 bits per second, the software timing counter would need a maximum count of 6,600 central clock cycles to process a single bit. High speed applications, typically 2400 bits per second, would still require around 830 cycles per bit. Based on simulation runs made in this project, such a simulation would require in excess of ten minutes of CPU time for that single bit transfer at 2400 bits per second, due to the granularity of the time base. The time could be reduced by simulating the serial interface separately from the rest of the system. Accomplishing this simulation would require that the hardware design described earlier and the appropriate logic functions for that design be substituted for the sections relating to the 8255 module. This would allow serial communication simulation, but not parallel communication simulation. If the two were to be simulated together, one way to make the effort feasible in terms of required CPU time would be to employ a separate clock with an artificially compressed time base in the serial communication simulation and manually correct the timing later. For this particular project, serial communication simulation did not appear to be a subject to pursue.

IV. EXPERIMENTAL RESULTS

The first proof required of any computer program is whether or not it indeed does perform its intended functions. Demonstrating this fact for the preprocessor developed for this thesis actually involves two factors. The preprocessor must perform the functions of an assembler and initiate the simulation. While doing this, it must also demonstrate the fidelity for which it was optimized.

The initial pages of output from a run of the program are presented in Figures 6, 7, and 8. The symbol table and the assembled listing of the program to be simulated are presented in Figure 6. The loadable version of the program, with associated location counter values, is shown below the listing. This simple program utilizes an interrupt driven routine, triggered by the 8255 chip, to retrieve and store an externally-input character. The main routine uses the control word function and the output function of the 8255, as well as providing a main processing stream to be interrupted.

Figures 7 and 8 are the initial sections of the output from the simulation, triggered by the preprocessor after it has loaded the assembled program into the simulated memory. The individual entries give the hexadecimal values of selected registers during each clock cycle. The changes in these registers, established in the hardware definition section of the simulator program, trace the execution of the program. The output presented illustrates the type of information collected.

```
END OF TRANSLATION, BEGIN SIMULATION

SSIMULATE

OUTPUT

LABEL(1,2)=V,X.A.DATABUF,ADDBUFFER,INEN,INT,
IR,PC.TEMP,STAT,CMORD,CPORT,APORT,INTI,INTZ,INTR
SSMITCH
```

ASM 8080 MEM LIST NORG

ASSEMBLY BEGINS HERE

SYRBOL TABLE

SYMBOL INPUT VALUE 0038
SYMBOL SETUP VALUE 0100
SYMBOL OUTPUT VALUE 0105

PASS TWO

LC	ca	DE			rs			
9000	00	C1			DW DRG	0C 1001	4	STORED DATA
0038	35	94		• EMPUT:	HVI	INTERRUPT	HANDLER	ROUTINE IKILL INTR SIGNAL
0038 0034 003C 003E	žĘ	ğğ			MAI	4.08H		IRILL ISFA
0040 0042 0045 0045	303 300 800 800 800 800 800 800 800 800	03	02		OUN SEET	д 0201н		RETRIEVE INPUT CHARACTE STORE IT REENABLE INTERRUPT RETURN
0100	F 0	09		[¶] SETUP:	EL	MAIN A.O9	ROUTINE	TENABLE INTERRUPT
0101 0103 0105 0100 010A	3034374	09 03 00 00	02	OUT PUT:	DUT LDA OUT HLT ORG	б 200 н		#LOAD CHARACTER #OUTPUT TO PORT A
0200		00			ORG DW END	9200H 90C2H		STORED INFO

```
HEN (10000-1000,1C1

HEN (10038-105,106,103,103,13E,108,103,108,100,132,101,102,1F8

HEN (10100-11F8,13E,109,103,13A,100,102,103,100,176

HEN (10100-11F8,13E,109,103,13A,100,102,103,100,176
```

ASM GOGG MEM
PC-10100 MEM
PC-10100 MEM
PSIN MOD 3
PND OF DATA ON IMPUT

Figure 6. Test Program Listing

OUTPUT OF SIMULATION

**** SHITCH INTERRUPT **** INTS = ON			
INT1 =0 PC = 0100	A =00 DATA =00 TEMP =00 STAT =00	CHOR00	THEN =0
LABEL CYCLE 1	TRUE LABELS /READ•P(0)/	CFOCK CACFE	1
**************	/AČŘÁ•+ÓBFÁ• /CSLO•+P{O}/	******	******
*** SWITCH INTERRUPT ***		4000 - 0000	• we w =
IR =00 PC = 0100	A =00 DATA =00 TEMP =00 STAT =00 INTR =0	ADD8 = 0000 CWOR =00	THEM =O CPOR =54
LABEL CYCLE 2	TRUE LABELS /M(1)+T(1)+P	CFOCK CACFE	1
IR PC - 0100	A =00 DATA =00 TEMP =00 STAT =00 INTR =0	ADD8 - 0100 CWGR00	INEN =0 CPGR =54
LABEL CYCLE 3	TRUE LABELS /SYNC+P(0)/	CLOCK CACLE	2
LABEL CYCLE 4	TRUE LABELS	CFOCK CACFE	2
IN O PC - 0100	TEMP00 STATAZ	ADD8 - 0100 CWOR00	CPOR =0
LABEL CYCLE 5	TRUE LABELS /DBIN+NMR**P	CLOCK CACTE	3
LABEL CYCLE - 6	TRUE LABELS /DB[N+NMR++P	CFOCK CACFE	3
IR PC - 0100	TEMP =00 DATA =FB TEMP =00 STAT =A2	ADD8 - 0100 CWOR00	INEM =0 CPOR =34
LABEL CYCLE 7	784544444444444444444444444444444444444	CFOCK CACFE	4
TABEL CACLE . 8	TRUE LABELS /M(1)oT(2)oP	CFOCK CACTE	4
IN PC - 8101	TEMP	ADDB - 0100 CWOR00	CHOR = ::34
LABEL CYCLE 9	:•••ëë••••••ëëë•••• • ••••• True labels /read•p(o)/	CLOCK CYCLE	5
LABEL CYCLE 10	TRUE LABELS /M(1107(3)0P	CLOCK CACLE	************
Y = X =3	A OO DATAF8	ADDS - 0100	INEN0

Figure 7. Simulator Output, Page 1

10 PC - 0101	TEMP OG STAT AZ	CWOR =00 CPOR =54
LABEL CYCLE - 11	TRUE LABELS /READ=P(0)/	CLUCK CYCLE 6
LABEL CYCLE 12	TRUE LABELS	CLOCK CYCLE 6
INTERNATION	TEMP =00 DATA =FB	CHOR - 1.00 CPOR - 1.94
LABEL CYCLE 13	TRUE LABELS /READ+P(0)/	CLOCK CYCLE 7
LABEL CYCLE 14	TRUE LABOLS	CLOCK CYCLE 7
MT 0101	TEMP =00 STAT =AZ	ADDR = 0101 INEN =1 CHOR =00 CPOR =54
LAGEL CYCLE 15	######################################	CLOCK CYCLE .
LABEL CYCLE : 16	TRUE LABELS /STST**P(1)/	CLOCK CYCLE 8
INT : : : : : : : : : : : : : : : : : : :	TEMP STAT AZ	ADDS = 0101 THEN =1 CHOR =00 CPOR =54
LABEL CYCLE - 17	TRUE LABELS /OBINGHER! OP	CLUCK CYCLE 9
LAGEL CYCLE 10	TRUE LABELS /DEINONMR'*	CLOCK CYCLE •
INTE SEE INTE SIGN	TEMP	ADOR = 0101 INEN =1 CNOR =00 CPOR =54
LAGEL CYCLE : 19	TRUE LABELS /READ-P101/	CLOCK CYCLE 10
FABEL CACLE SO	**************************************	CLOCK CYCLE 10
INT : :: FB PC = 0102	A	ADDS = 0101
LABEL CYCLE . SI	TRUE LABELS /READ*P103/	CLOCK CYCLE 11
LABEL CYCLE 22	TRUE LABELS /M(1)+713}+P	CLOCK CYCLE 11
14 - :: 3 PC - 0103	A =00 DATA =3E TEMP =00 STAT =AZ INTR =0	ADD8 = 0101 INEN =1 CHOR =00 CPOR =54
FAGEL CACTE - 53	TRUE LABELS /READPP(0)/	CFOCK CACFE 15
*******************	***********	**********************

Figure 8. Simulator Output, Page 2

Due to the extremely large amount of data that is produced, only these samples are shown.

As stated earlier, a measure of the fidelity of a simulation can be made using a timing analysis. Inspection of the microoperation sequences can show that the individual operations correspond to the target machine, but only a timing analysis can demonstrate the integration of the system as a whole. A timing analysis also serves to highlight any timing irregularities inserted by the mechanics of the simulation. An example of this type of analysis, using the simulation developed for this project, is presented in Figure 9. The figure lists the assembly language program run by the simulation and presents an accounting and comparison of the timing factors.

The analysis illustrates two of the irregularities of the simulation that were discussed earlier in the paper. The first is the extra clock cycle added to all immediate operations, such as MVI (MoVe Immediate). The alternative to this added cycle was to create a separate routine for each immediate operation, an alternative judged to be far less acceptable. The second factor shown is the presence of two clock cycles added to each memory and I/O access. As explained earlier, this factor is introduced by the software timing mechanism. Even though the mechanism is not updating the machine cycle and state numbers during an access, the master clock must continue to run to provide execution timing. The cycle and state numbers remain correct, but the clock cycle timing must include a correction factor to account for the extra cycles. The analysis must also account for program dependent conditions. The interrupt generated in the execution of this program

Operation	Cycle Time	Factor	<u>Total</u>
PUSH PSW	10	6	16
MVI	7	4+1	12
ou r	10	6	16
MVI	7	4+1	16
OUT	10	6	16
IN	10	6	16
STA	13	8	21
POP PSW	10	6	16
EI	4	2	6
RET	10	6	16
EI	4	2	6
MVI	7	4+1	12
OUT	10	6	16
LDA	13	8	21
OUT	10	6	16
HLT	7	2	$\frac{9}{224}$
	Operation times Interrupt time Startup time	$ \begin{array}{c} 224 \\ 14 \\ \underline{1} \\ 239 \end{array} $ clock cycles	

Figure 9. Timing Analysis

is handled by the 8228 module as a RESTART 7 instruction, producing 14 clock cycles that have no apparent source in the program code. As shown in the figure, all of these times may be added together to produce a time estimate, measured in clock cycles. This estimate agrees exactly with the timing of the simulation run of the program.

V. CONCLUSIONS

The project described in this paper is mainly the proof of a concept. The ability of the CDL simulator to accept the integration of a preprocessor and faithfully simulate a microprocessor-based system is evaluated by attempting an implementation of those tasks. The effort was directed at making the implementation succeed rather than making it highly practical. Yet the practicality of this simulation is certainly one of its strongest assets.

Certainly, the first candidate for application of this package is hardware simulation, the most common use of simulator packages. Simulation permits the comparison of alternate constructs at any level, from single devices to system architectures, to provide performance data without the investment and time penalty of actual hardware construction. Such a process can be used to fine tune a system for a specific application. The simulation of software is a less obvious candidate for application, but the same refinement process can be used to view program execution on a time-phased, register-transfer level. Such refined software would be useful for the highly compact, intensely iterative programs normally stored in read-only memory for process control or communications handling devices.

To facilitate application of this simulator, there are several improvements that can be made. These improvements range in difficulty from major revisions to relatively simple extensions of the existing

program. Language versatility is one of the simple extensions. The preprocessor, as currently written, will service only the Intel 8080 assembly language. However, the necessary mechanisms for choice of a language set are already included in the preprocessor program. The alternative language would have to be reduced to a table format compatible with the preprocessor. Pseudo-operation routines would have to be written and included in the already stored subroutine. Finally, alterations would have to be made to the routines for operand interpretation if the conventions of the desired alternative differed substantially from those of the 8080 assembly language. Due to the increased storage requirements for these alternative user-selected options, the most effective implementation of these features might be to compile complete versions of the simulator package for each language to be used and have them user-selected as a part of basic program selection. This method would allow versatility without sacrificing program compactness.

Another avenue for improving the simulation lies in that of simulator expansion. The current version of this program proves that system simulation is feasible. To make the simulator more useful, a library of module and device simulation routines could be developed. The hardware modules and microprocessor simulations could be selected to produce the desired system configuration. Addition of an assembly language program for the target processor would complete the system simulation, ready for input in the simulator.

The greatest return in efficiency could be reaped after the greatest effort in program improvement: restructure. The current program

is time consuming not only because it is so intensely iterative, but because it suffers from the time penalties imposed by its base language and structure. FORTRAN shares the algebraic format of CDL, but the deeply nested subroutine calls and complex logic used in the simulator do not lend themselves to time-efficient computation. The use of structured programming could help to streamline the sequence of subprograms being called and avoid some of the machine overhead involved in those calls, even at the expense of some redundant coding in different routines. The use of a structured language, such as PASCAL, could produce even more comprehensive changes. Constructs such as the CASE statement could replace sections of decoding logic and drastically reduce execution time while improving program flow. The bit manipulation functions lacking in FORTRAN could possibly be incorporated through the alternate language, eliminating the necessity for sizable assembly language subroutines to perform those functions. The resulting program unification would certainly be a significant achievement. A restructured program might also be able to handle concurrent processes with greater ease by eliminating the need to evaluate every conditional microstatement on every iteration of the program. As stated before, the effort involved in a restructure is extensive, but the resulting improvements in utility and computational speed would be most impressive.

Simulation is an important tool in system design. Its merit rests in its ability to save money and effort by providing results of tests on system configurations that exist only on paper. The simulation package developed in this project attempts to combine the important

user-oriented features, high level of detail, and easily interpretable simulation results. There are ample opportunities to use the system as it exists and system improvements options exist at various levels of effort. The possibilities of microprocessor-based system simulation are limited only by the imagination and energy of the user.

REFERENCES

- Chu, Yaohan, "Introducing the Computer Design Language," <u>Digest of Papers</u>, <u>Comcon 72</u>, San Francisco, September, 1972, pp. 215-218.
- 2. Chu, Yaohan, Computer Organization and Microprogramming, Prentice-Hall, 1972.
- 3. Cwik, Terry T., Multiprocessing Simulation of the Intel 8080 and the PDP-8 Using Computer Design Language, Auburn University, Auburn, Alabama, 1976.
- 4. Donovan, John J., Systems Programming, McGraw-Hill, New York, 1972.
- 5. MCS-80 User's Manual, Intel Corporation, Santa Clara, CA, October 1977, pp. 2-16 to 2-19.
- 6. Ibid., pp. 6-1 to 6-38.
- 7. Ibid., pp. 6-223 to 6-243.

APPENDIX A

CDL SIMULATOR

USER'S MANUAL

FOREWARD

This manual is based mainly upon information presented in the original user's manual compiled by Terry Cwik. The manual was rewritten and restructured to include material on the functional description of the CDL simulator as well as its syntax and to improve the clarity of the original manual. The user's manual for the CDL simulator preprocessor was also added.

Syntax in this manual is presented in a standard notation. Formats are presented on a line separate from the text. Upper case items refer to entries which must be made exactly as shown. Lower case items refer to types of entries only. All delimiters, such as slashes and parentheses, are considered significant and required.

TABLE OF CONTENTS

Introduction	39				
CDL Structure	39				
Translator Section	40				
Declaration Statements					
Microstatements					
Simulator Section	44				
Syntax	45				
General Syntax					
Control Cards					
Appendices					
CDL Simulator Preprocessor User's Manual					
Error Codes					

Introduction

Computer Design Language (CDL) was originally designed by Dr. Yaohan Chu in 1965. It was designed to represent the architecture and operation of computer hardware at the register transfer level, using an algebraic notation. The language is versatile enough to serve two major purposes. CDL can serve as a standard language for defining the structure of digital systems, especially in an instructional setting. The language, used with a simulator program, can also be used in the simulation of existing digital systems or in the testing and development of new systems. This handbook is intended as an aid in using CDL in this second manner, with an incorporated simulator program.

CDL Structure

The CDL simulator program works in several logical steps. The first step is accomplished by the translator section. The logical design of the subject hardware, written in CDL, is read into the host computer as card images. The translator converts the hardware design, in the form of declaration statements, into a form suitable for computer manipulation, namely groups of tables and a pseudo program called the Polish string.

This information is passed to the simulator section, composed of five routines. The loader routine accepts programs and data to be loaded into the simulated memory or specified registers in the design. The simulator routine controls the execution of the test program. The switch toutine incorporates the options of manual switch settings.

The output routine controls the identity and frequency of output values

produced by the simulation. The simulation may be reinitialized for another test by the reset routine.

Translator Section

The first task in using CDL for simulation is to specify the design of the selected logical circuit in CDL terms. This specification normally occurs in two phases. In the definition phase, the hardware architecture of the system is stated. In the operational phase, the logical actions of the system are defined at the register transfer level. The definition phase consists mainly of declaration statements, defining the hardware elements as variables, so that they can be used in expressing the operation phase statements.

<u>Declaration Statements</u>. These statements are used to define basic hardware units. The following devices are defined in CDL:

REGISTER SWITCH

SUBREGISTER TERMINAL

MEMORY BLOCK

DECODER CLOCK

LIGHT BUS

The first four characters of each device name are significant to the simulator. The syntax of the declaration statement is

device name, list

The device name begins in column two and the comma trailing the device name is required. The devices are discussed in more detail below.

REGISTER Declaration. An individual register is defined by a name and a number in parentheses. This number defines the length and order of the bit positions. Default value of the number is a single bit. Examples are presented in Figure A-2.

SUBREGISTER Declaration. This declaration identifies a section of a previously declared register. The declared register, followed by the subregister name, is equated to a certain string of bits within that register. Subregister names must be unique to the four significant characters, even when referenced to different registers. Examples are presented in Figure A-1.

MEMORY Declaration. A memory is referenced by its name and a previously declared register which will be its address register. The range of the address and the bit order of the words in the memory are specified. Thus,

MEMORY, M(R) = M(0-99, 7-0)

defines a 100 byte memory space named M.

DECODER Declaration. This declaration defines a device which equates each value of the contents of all or a section of a previously defined register to a single output. The decoder's name and range of values is equated to the register or section of a register. Examples are presented in Figure A-1.

CLOCK Declaration. A clock is defined for the purpose of event synchronization. It can only be referenced in a label expression, to be defined later. The clock is defined by its name and a number, one

less than the number of discrete timing levels desired. Examples are presented in Figure A-1.

SWITCH Declaration. An external switch condition can be simulated by this declaration. It is defined by the switch name and possible positions, initial position first. A maximum of ten switch positions is permitted. An example of the definition format would be

SWITCH, STRT (OFF, ON), TEMP (TI, T2, T3).

In use a switch may be either set or read. To set a switch, the name is equated to the desired position, such as STRT = ON. A switch is read, giving a value of 1 or 0, by citing the switch and a position, such as STRT (ON).

TERMINAL Declaration. Logical networks or multiple references for a single device are handled by the TERMINAL declaration. The terminal is simply defined in terms of previously declared devices. Its use may be very similar to a DECODER declaration. Examples are presented in Figure A-1.

LIGHT Declaration. Panel lights may be included by using this declaration. As in the SWITCH declaration, the light is named and its states given, initial state first.

LIGHT, RUN (OFF, ON), PWR (ON, OFF)

is a typical example. The set and read options also follow the form of the SWITCH.

BUS Declaration. A bus is defined in terms of its width in lines, as in BUS, DATA (0-7), ADDR (0-15).

BLOCK Declaration. This construct is actually a software mechanism, similar to a subroutine. The BLOCK name serves as a title for a group of microstatements, as defined below. The microstatements are enclosed in parentheses, with nesting and such options as IF, THEN, ELSE allowed. This group of statements is called to be executed by a DO statement, in the form

DO/block name.

Thus

BLOCK, SWAP (A=B, B=A)

would be called by

DO/SWAP.

Micro Statements

Once the hardware architecture has been defined, the logic functions impressed on these elements are defined using microstatements.

The basic form of a microstatement is

variable = expression

An expression is a group of variables and their associated operators.

The standard operators listed in Table A-1 are available for use in microstatements. Special operators may be defined by the user in a separate subprogram. This subprogram is of the form

*OPERATOR, first argument, name, second argument // operations comprising the function of the operator, RETURN END

Argument names must include bit structure if over one bit. The second argument is necessary only for binary operators. The blank label, //, will cause immediate execution of the listed operations when

the operator is invoked by its name. The subprogram is terminate!

by the RETURN and END. Table A-I also lists several special operators

built into the simulation program.

Microstatements have several forms. An unconditional microstatement is of the form

variable = expression.

The effect of this construct is to replace the named variable, a storage element, with the result of the expression. The named variable, either a device or a part of a device, must not be replaced more than once in any set of microstatements to be performed during a single cycle.

A conditional microstatement is of the form

IF (expression) THEN (microstatements).

If the expression contained in the parentheses following the IF is true, thus equal to 1, then the microstatements following the THEN are executed; otherwise, they are simply skipped. This form may be extended to the form

IF (expression) THEN (microstatements) ELSE (microstatements).

Execution is identical to the first form, except that when the expression is false, the microstatements following the ELSE are executed.

These forms may be nested by using the precedence rules of parentheses.

This nesting capability can be used to design complex and powerful decision functions.

Microstatements are used to build other types of statements. The switch statement has the form

/ switch name (position) / microstatements.

If the named switch is in the indicated position, the microstatements are executed; otherwise, they are not. This construct simulates the sensing of switch positions.

/ label / microstatements

where a label is the logical AND of an expression and a clock level. The expression must not include a reference to a clock level. When the expression and the clock level are both logically true, the microstatements are executed. This construct simulates the execution of time-phased logic.

Finally there is the end statement. The word END indicates the physical end of the statements defining a system design. It terminates the translation process and causes control to pass to the simulator routines.

Simulator Section

Once the hardware and operational definitions have been made, the simulator is prepared to execute the test program. The execution is carried out in a loop of processes called the label cycle. During each cycle, four tasks are performed. First, if any switch action is designated to occur in the current label cycle, the executable statements that it activates will be performed. Secondly, all label values are evaluated and those with true label expressions are noted. Third, the statements corresponding to the true labels are executed. All values resulting from these statements are evaluated, collected, and

then stored. Fourth, it is determined if the simulation should be terminated at this point. If not, the next label cycle is begun. If it is terminated, a RESET routine may be called to begin another simulation.

Syntax

As with all computer programs, there are syntax rules which must be obeyed if the program is to function as specified. There are general syntax rules for the use in all statements and control cards to direct the sequencing of the simulator program; the Job Control cards necessary to run this program will be considered separately.

General Syntax

<u>Variables</u>. A variable must be defined in a declaration statement before it can be used elsewhere. A variable may consist of one to four characters. The first character must be alphabetic. Embedded blanks and special characters other than "+", "-", "," "*;, :/", ".", """, "\$", or "=" are simply ignored and dropped. Longer variable names may be used, but the translator uses only the first four significant characters. Thus "START1", "START2", and "STAR" are all treated as "STAR" by the simulator. The following words are reserved and must not be used as variable names: IF, THEN, ELSE, DO, CALL, RETURN, and END.

Constants. Three forms of numerical constants are available for use. A hexadecimal constant, denoted by a colon preceding its digits, is accepted up to a maximum of eight digits. A binary constant, denoted by a semicolon preceding its digits, is accepted up to a maximum

of 32 digits. A decimal constant, denoted by no delimiter, is accepted up to a maximum of nine digits. Blanks, special characters other than those listed above, and characters outside the set permissible for the particular form are ignored and dropped.

Continuations. Declaration statements are continued to subsequent cards by placing a "1" in column one of the subsequent cards. Label and Switch statements are continued to subsequent cards by leaving column one blank. All statements are limited to 250 terms, where a term is considered to be either a variable, a constant, or a valid special character.

Comment Cards. Placing a "C" in column one will produce a comment line, ignored by the translator. Placing a "C" in column one of subsequent cards allows continuation of the comment.

<u>Card Format</u>. Declaration statements, labeled statements, and END statements may be punched anywhere in columns two through 72. Column one is used only for comments and continuations. Free use of blanks is permitted and is encouraged to promote readability.

Control Cards. Control cards are used to call the functional elements of the simulation system into action. These cards will be discussed in the order in which they will normally be encountered.

Translator. The translator is called first to translate the design information into a form suitable for simulation by the program. The first column contains the control symbol "\$", followed by the control word TRANSLATE or TRANS. The translator will retain control until the next card with the control symbol in column one is read. The design deck must begin with the control card (MAIN, where the se-

condary control symbol "*" appears in column one. The design deck is terminated using an End card, with END in columns one through three. If special operators are to be defined, they are separated from the rest of the translation. The special operator defintions are all started with the *OPERATOR card and closed with the END card.

Simulator. Control is next passed to the simulator by the \$SIMU-LATE card, with the control symbol in the first column. Asterisk control cards are used to pass control between the simulator's five routines: Output, Switch, Load, Simulate, and Reset. Unlike the preceding example, END cards are not necessary to separate sections.

The Output routine specifies the format of the printed output of the simulation. The format of the control card is as follows:

columns	1-7	*OUTPUT
columns	11-15	CLOCK or LABEL
columns	16-21	(n,m)=
columns	22-72	list

The CLOCK or LABEL designation controls whether data is output on clock cycles or label cycles, beginning on the nth cycle and repeating every mth cycle thereafter. The list following specifies the registers, memory locations, and other devices whose value is to be output each time. Continuation cards for the list are permissible as long as column one is left blank. All output values are listed in hexadecimal format, regardless of input format.

The Switch routine allows the simulation of manual switch settings. A separate card is necessary for each switch action. It has the following format: columns 1-7

*SWITCH

columns 11-12

n.

column 13

switch name = switch position

The number n specifies the label cycle before which the switch action occurs. The switch name and its position must have been declared previously. In the output, each switch action will cause an output with a heading which states that the switch action has occurred.

The Load routine stores test programs and data in memory and registers. The *LOAD card precedes the data cards. Data cards use columns 2 through 72, with free use of blanks permitted. There are no continuation cards. Each card must be begun in column 2 and be self-sufficient. A data card may contain a number of lists, separated by commas. Only declared full registers and full memory locations may be loaded. The format for the two types of entries are different. Registers are loaded with the format

"register name = n",

where n is the value to be loaded. There are three variations of the format for loading memory locations. Single memory locations can be loaded in the form

$$M(m) = n,$$

where M(m) denotes location m of memory M and n denotes the value to be loaded. Multiple consecutive locations can be loaded in the form

$$M(m1-mx) = n1, n2, ..., nx,$$

where locations I through x are loaded with values nI through nx. The ending address may also be implied rather than stated in the form

$$M(m1-) = n1, n2, ..., ny,$$

where consecutive memory locations are loaded, beginning with ml and continuing until y locations are filled. There is a software imposed limit of 80 load entries.

The Simulate routine initiates the actual simulation subprogram.

The control card specifies the simulation termination parameters. It has the following format:

columns 1-4 *SIM

columns 11- n.m

The number n specifies the maximum number of label cycles to be generated. The number m specifies the maximum number of consecutive label cycles to be allowed without a change in the active labels. When m label cycles have passed with no changes, the simulation is automatically terminated.

The Reset routine performs reinitialization of the simulator subprogram to allow another run of the simulator on the same design. The control card has the following format:

columns 1-6 *RESET

columns 11- options


The options are one or more of the following terms, separated by commas. CLOCK resets the clock cycle only. CYCLE resets the label cycle counter and the clock cycle counter. OUTPUT resets the previously requested output parameters, just as SWITCH resets the previously requested manual switch operations. In both cases, another *OUTPUT or *SWITCH card is expected. The next simulation will begin with another *SIM card.

A typical simulation with all internal control cards appears in Figure A-2, depicting a single simulation run. While these internal cards are uniform, external control cards are unique for each site. The job control cards necessary to use the CDL program stored in a given system must be obtained.


REGI, A(0,2), R, F(6-1)




SUBR, A(OP) = A(1,2), F(IND) = F(6-4)



DECO, D(O-1)=R, L(O-15)=F(2-5)



CLOCK, P(2)



TERMINAL, C(0-2) = A(0-2), D = (B(0) + B(1))




Figure A-I. CDL Device Examples

ASSEMBLY BEGINS HERE

SYMBOL TABLE

SYMBOL INPUT VALUE 0038
SYMBOL OUTPUT VALUE 0105

PASS TWO

LC	CO	DE				rs	
9000	00	CI			DW DRG	0С 100H	STURED DATA
0038	3€	04		IMPUT:	SVI	INTERRUPT HANDLER	ROUTINE ;KILL INTR SIGNAL
003C	38	03 03 03 03 01			AVI	₫, 08H	SKILL IBFA
0038 003A 003C 003E 0040 0042 0045	353 353 353 353 353 553 553 553 553 553	00 01	02		NUNT TERM	å 201H	RETRIEVE INPUT CHARACTE STORE IT REENABLE INTERRUPT RETURN
				•		GIOCH Main Routine	
0100	5 B	09		SETUP	HAI	A.09	:ENABLE INTERRUPT :SET INTZ
0103 0105 0100 010A	76 03 34 03 74	09 03 00 00	92	OUTPUTE	LOA	В гоан	LOAD CHARACTER TOUTPUT TO PORT A
0200	C2	00			ORG DM END	9200H 90C2H	STORED INFO

Figure A-2. Simulation with Control Cards

STANDARD OPERATORS

SYMBOL	FUNCTION	EXAMPLE	EXPLANATION
(apostrophe)	Complement	A'	Logical NOT a
= (equal sign)	Replace	A=8	Contents of A are replaced by contents of B
- (dash)	Concatenate	A-B	Contents of A and B are placed side by side
+ (plus sign)	Logical OR	A+B	Bit by bit OR, where A and B must be conformal
* (asterisk)	Logical AND	A*B	Bit by bit AND, where A and B must be conformal
.EQ.	Equality function	A.EQ.B	Gives 'l' if A and B are equal, 'O' if not
.NE.	Inequality function	A.NE.B	Gives 'l' if A and B are unequal, 'O' if they are not
	s	PECIAL OPE	RATORS
.ERA.	Exclusive OR	A.ERA.B	Exclusive OR of A and B
.ADD.	Suma	A.ADD.B	Algebraic sum of A and B, with overflow bit discarded
.SUB.	Difference	A.SUB.B	Algebraic sum of A and NOT B, with overflow bit discarded
.COUNT.	Increment	A.COUNT.	Adds 1 to A, with overflow bit discarded
.LT. .LE. .GE. .GT.	Magnitude operators	A.LT.B A.LE.B A.GE.B A.GT.B	Gives 'l' if algebraic conditions (less than, less or equal, greater or equal, greater than) are met, '0' if they are not met

Table A-1. Standard and Special Operators

APPENDIX A-1

CDL SIMULATOR PREPROCESSOR

USER'S MANUAL

This manual is designed to present the rules and constructs governing the operation of the preprocessor option of the CDL simulator program. Corresponding information on the features of the simulator itself is contained in the basic user's manual. Familiarity with the simulator is assumed for the reader of this manual.

TABLE OF CONTENTS

Format	57
Assembler Options	57
Assembly Language Program	58
Data Types	59
Pseudo-ops	60
Frror Handling	62

PREPROCESSOR USER'S MANUAL

Format

The standard unit of input to the preprocessor is the card image. The preprocessor is written in FORTRAN, a language with limited bit manipulation capabilities. The card image, therefore, must be highly structured. It consists of a number of fields, some of which are optional. Violation of the format will result in a printed error message and a termination of the processing at the next logical break point.

Assembler Options

The first information given to the preprocessor must be the user's choice of the available options. The first card of the load module contains three fields. The first field, columns 2 through 5, must contain the directive "ASM" in order to invoke the assembler. The second field, columns 6 through 9, contains the assembly language option. The original version of the preprocessor responds only to the choice "8080" which invokes the Intel 3080 assembly language. The growth option to alternative languages is provided in the preprocessor code.

The third field, columns 14 through 17, is reserved for the name of the memory device where the object code is to be stored. This device name must have been declared earlier in the hardware definition portion of the simulation program. The name may contain more than four letters, but as in the CDL simulator, only the first four are significant.

The second card contains a single field, columns 2 through 5, for the symbol table listing option. The directive "LIST" will cause the symbol table to be printed out at the beginning of the assembler output. The directive "NOLIST" will suppress the printing of that table. As with the memory name declaration, only the first four letters of that directive are significant. This card and the one following it are designed as single cards to provide for easy changes of those options that are likely to be changed.

The third card is the location counter initialization card. The single field, columns 2 through 5, may contain one of two directives.

"NORG" specifies a location counter of zero. "ORG=" followed by the expression beginning in column 6 will set the location to the value of that expression. The expression is delimited by the first blank encountered. This card is followed by the assembly language program.

Assembly Language Program

The standard line of the assembly language program is of the form:

label: opcode operand, operand; comment

The first field of the card image is the label field. This optional field begins in column 2. It may contain a maximum of six alphanumeric characters, the first of which must be alphabetic. The field terminates with a colon.

The second field is the opcode field. This required field begins in column 10. It contains a maximum of four alphabetic characters, terminating in a blank. The contents of this field must match the

mnemonic opcodes stored in the assembly language table being used by the assembler or an error will be generated.

The third field is the operand field. This field may be required based on the requirements of the preceding opcode. The field may contain alphanumeric characters, labels, or expressions terminated by a blank. There can be no embedded blanks. If two operands are required, they are separated by a comma.

The fourth field is the comment field. It begins immediately after the blank terminating the operand field. If there is no operand present, it begins in column 22. While no delimiter is required to separate it from the preceding text, a semicolon is suggested to improve readability. The line must end by column 72.

An entire line of comment can be entered in the place of a line of program code by inserting an asterisk in column 1. The following line receives no processing.

Data Types

The assembler supports six basic data types. The format of each is specified as follows.

Decimal data. Each decimal number contains only numerics. Examples: 14, 17.

Hexadecimal data. Each hexadecimal number must begin with a numeric digit and must be followed by the letter H. Examples: 9B7H, OAFH.

Binary data. Each binary number must be followed by the letter B. Examples: 1101B, 011B.

Octal data. Each octal number must be followed by the letter 0. Examples: 720, 550.

Character data. Character data may be introduced, mainly via the DB or DW pseudo-ops. Data strings must be delimited at both ends by single quotes. Further coding rules are included in the discussion of the DB and DW directives. Examples: 'HELLO', 'CHAPTER 2'.

Expressions. Only simple expressions involving addition and subtraction are supported by the assembler. No leading minus signs or embedded blanks are permitted. No special delimiters are used for expressions, which are terminated by the first blank encountered. Label data may be used in addition to numeric values. Numeric data alone is considered as a simple expression. Examples: LABEL+3, 14, SUM-2+TAX.

Pseudo-ops

The assembler, in addition to machine operation codes, supports certain pseudo-op codes or assembler directives which control the assembler as it generates object code. The mnemonics for these directive commands are included in the operation code table of the preprocessor, with a flag that identifies them as pseudo-ops and transfers control to a routine performing the necessary functions. These functions are of several types.

Data definition. The DB (Define Byte) and DW (Define Word) directives define data to be entered into storage locations. DB stores data as eight bit values in consecutive storage locations. The operand of this directive may be either an expression or a string of character data. The expression must be able to be represented by an eight bit value. A text string may contain up to a maximum of sixteen character data.

acters and will be stored as the numerical code equivalent of the individual characters in succession. The DW directive stores data as
a sixteen bit address in two bytes, least significant byte first. The
operand may be either an expression or a text string. The expression
must be able to be represented by a sixteen bit value. The text string
may contain up to sixteen characters.

Memory reservation. The DW (Define Storage) directives reserves a number of successive bytes for data storage. The operand is an expression, the value of which determines the number of bytes reserved. The contents of the spaces are unchanged by the operation and are not predictable without specific initialization.

Assembler termination. The END directive identifies the end of the assembly language program. It causes each pass of the assembler to terminate.

Symbol definition. The EQU (EQUal) directive assigns a value to a label. The expression in the operand field is evaluated and the resulting value assigned to the label preceding the directive.

Location counter control. The ORG (ORiGin) directive sets the location counter to the value of the expression in its operand field.

Output. The output of the assembler is hexadecimal object code and its associated hexadecimal location counter for each input line. The output is of the form:

location counter code text of source line

The symbol table, if requested, is presented prior to the assembled output. The preprocessor then reformats the assembler output into card images compatible with the CDL simulator loading subroutines and

initiates the loading process. The card image data is loaded directly into the simulator's storage area by the program. The card image output is also printed for reference.

Error Handling

The design philosophy for error handling in the preprocessor is to process the maximum amount of information possible in spite of recognized errors, without propagating those errors. Thus errors in the assembly option cards normally cause termination of assembly after the printing of the appropriate error message, because the effects of the errors on subsequent processing is unknown. The exception is an option with a default value, such as the listing and origin options, where recovery is made by assuming the default value. Within separate passes, processing is controlled by an error count. Pass one results are printed and assembly terminated only if there have been errors in the format of the program. Pass two errors are generally syntax errors, which result in the printing of the appropriate error messages with the output and a termination of the preprocessor reformatting and loading sequence. The net effect of the design philosophy is to flag as many errors as possible in a single run of the simulator, thus minimizing the total number of runs necessary to correct a program. efficient interface to the operator is a visible benefit of the preprocessor.

APPENDIX A-2

ERROR CODES

Errors encountered in generation or running of the simulator are identified by a seven character code. This appendix lists these diagnostic codes and their associated meanings.

TRANSLATION ERRORS

CDL1001	MISSING HEADING STATEMENT
CDL1002	INVALID STATEMENT CONTINUATION -
CDF1003	UNRECOGNIZED STATEMENT
CDL1004	EXCESSIVE STATEMENT LENGTH (MORE THAN 250 TERMS)
CDL1101	SYNTAX ERROR IN *HEADING STATEMENT
CDL1201	UNRECOGNIZED DEVICE DECLARATION
CDL1301	MISSING COMMA IN REGISTER DECLARATION
CDL1302	INVALID VARIABLE NAME IN REGISTER DECLARATION
CDL1303	INVALID REGISTER SIZE FORMAT
CDL1401	MISSING COMMA IN SUBREGISTER DECLARATION
CDL1402	GENERAL SYNTAX ERROR IN SUBREGISTER DECLARATION
CDL1403	UNDECLARED OR INVALID DEVICE REFERENCE IN SUBREGISTER
	DECLARATION
CDL1404	INVALID REFERENCE REGISTER BIT STRING DEFINITION IN SUB-
	REGISTER DECLARATION
CDL1501	MISSING COMMA IN MEMORY DECLARATION
CDL1502	GENERAL SYNTAX ERROR IN MEMORY
CDL1503	INVALID BIT STRING DESIGNATION IN MEMORY DECLARATION
CDL1504	UNDECLARED REGISTER OR INVALID DEVICE TYPE IN MEMORY
	DECLARATION
CDL1551	MISSING COMMA IN BUS DECLARATION
CDL1552	INVALID VARIABLE NAME IN BUS DECLARATION
CDL1553	INVALID BUS SIZE FORMAT
CDL1601	MISSING COMMA IN DECODER DECLARATION
CDL1602	GENERAL SYNTAX ERROR IN DECODER DECLARATION
CDL1603	UNDECLARED OR INVALID DEVICE NAME IN DECODERDECLARATION
CDL1701	SYNTAX ERROR IN CLOCK DECLARATION
CDL1702	TWO CLOCK DECLARATIONS
CDL1801	MISSING COMMA IN SWITCH DECLARATION
CDL1802	SYNTAX ERROR IN SWITCH DECLARATION
CDL1851	MISSING COMMA IN LIGHT DECLARATION
CDL1852	SYNTAX ERROR IN LIGHT DECLARATION
CDL1901	SYNTAX ERROR IN TERMINAL DECLARATION
CDL2001	SYNTAX ERROR IN BLOCK DECLARATION
CDL2101	SYNTAX ERROR IN 'DO' STATEMENT
CDL2102	INVALID OR UNDECLARED DEVICE NAME.
CDL2103	SYNTAX ERROR IN CONDITIONAL MICROSTATEMENT
CDL2104	UNDECLARED OR INVALID DEVICE REFERENCE IN MICROSTATEMENT
CDL2105	INVALID USE OF CONSTANT
CDL2201	A BLANK LABEL MAY APPEAR ONLY IN AN 'OPERATOR' OR 'SEQUENCE'
	PROGRAM WITH ONE OR TWO ARGUMENTS
CDL2202	SYNTAX ERROR IN LABEL STATEMENT
CDL2203	UNDECLARED OR INVALID DEVICE NAME IN LABEL STATEMENT
CDL2301	SYNTAX ERROR IN EXPRESSION
CDL2401	SYNTAX ERROR IN DECODING EXPRESSION
CDL2402	INVALID OR UNDECLARED DEVICE REFERENCE
CDL2501	INVALID OR UNDECLARED DEVICE NAME
CDL2501	SYNTAX ERROR
CDL2502	SUBSCRIPT IS NOT A CONSTANT
	POPPORTET TO NOT W CONSTUNT

CDL2602 LENGTH	SPECIFIED	EXCEEDS	72	BITS
----------------	-----------	---------	----	------

CDL2603 SYNTAX ERROR IN SUBSCRIPT

SIMULATION ERRORS

CDL5001	INVALID CONTROL STATEMENT
	STATEMENT IS IGNORED, SIMULATION CONTINUES
CDL5101	SYNTAX ERROR IN '*OUTPUT' STATEMENT
CDL5102	INVALID OR UNDECLARED DEVICE NAME IN OUTPUT LIST
	NAME IS IGNORED, SIMULATION CONTINUES
CDL5201	SYNTAX ERROR IN '*LOAD' STATEMENT
CDL5202	INVALID OR UNDECLARED DEVICE IN '*LOAD' STATEMENT
CDL5301	MAXIMUM LABEL CYCLES TO BE SIMULATED NOT SPECIFIED
	100 ASSUMED, SIMULATION CONTINUES
CDL5302	LABEL REPITITION COUNT NOT SPECIFIED IN '*SIM' STATEMENT
	3 ASSUMED, SIMULATION CONTINUES
CDL5303	AMBIGUOUS LABEL EXPRESSION
CDL5304	ERROR IN MICROSTATEMENT
CDL5305	ERROR IN LABEL EXPRESSION
CDL5306	ERROR IN SWITCH LABEL EXPRESSION
CDL5401	UNDEFINED OPERATOR ENCOUNTERED DURING SIMULATION
CDL5402	VARIABLE LENGTH OF MORE THAN 64 BITS
CDL5403	MEMORY ADDRESSING ERROR
CDL5404	INVALID STORE REFERENCE OR COMPLEMENT
CDL5405	INVALID USE OF STANDARD LOGICAL OPERATOR
CDL5406	INVALID OR UNDEFINED OPERATOR
CDL5407	INVALID USE OF SUBSCRIPT
CDL5408	
CDL5409	INVALID CONDITIONAL TRANSFER
CDL5410	
CDL5501	
CDL5601	
	INVALID OR EXCESSIVE LENGTH OF VARIABLE TO BE STORED
CDL5701	SYNTAX ERROR IN 'SWITCH' STATEMENT

APPENDIX B

SIMULATION OF INTEL 8080 MICROPROCESSOR

```
TERMINAL, SELO-ADPOID, SFLI-ADPOID, CSLO-ADPOID, ROLO-NIDR, WRCC-NIDW WRCC-N
```

```
WRITE BYTES INTO MEMORY
/T(1)*P(1)*MHI*READY/ ADDBUFFER=ALATCH, INTERNAL=JEMP,
SYNC=1,NWO=O,READY=O,NWR=O
/T(2)*P(1)*MWI*READY/ MWI=O
                          8255 CONTROL FUNCTIONS
                           SWITCHING OPERATIONS
/INITION1/ ADPO12)=1,CPORT(2)=1,CPORT(4)=1,CPORT(6)=1.STBA=1,
ACKA=1,STBB=1,INIT=OFF
/INDATAION)/ SIBA=0,APCRT=INPU(NUMBER1,NUMBER=NUMBER=COUNT.,
PORT(0)=INPU(NUMBER1,INDATA=OFF
                           RESET
/RSET+Pill/ CWORD=0.intl=0.int2=0.int3=0
                           STROBE ACTION
/STBA'*P[1]/ CPORT[4]=0,1BFA=1,CPORT[5]=1
/STBB'*P[1]/ CPORT[2]=0,[BFB=1,CPORT[1]=1
/STBB'*[BFA*P[0]/ STBA=1
/STBB'*[BFB*P[0]/ STBB=1
/ACKA'*0BFA'*P[0]/ ACKA=[,CPORT[6]=0
             INTERRUPT LOGIC
/(18F4*STBA**INT2*RDLO)+(OBFA**ACKA**INT1*WRLO)*P(Oj/CPORT(3)=[,INTR=1
//8F8*STBB**INT3*RDLO*P(O)/ CPORT(O)=[,INTR=1
//INTR+INTBI*P(I)/ INTE
//INTR+INTBI*P(I)/ INTEO,INTB=0
         BIT SET/RESET FUNCTION
/CSLO**(CWORD(7)*)*CWCRO(0)*SELO*SELI*P(0)/ DO/SETC
/CSLO**(CWORD(7)*)*(CWCRD(0)*)*SFLO*SFLI*P(0)/ DO/RETC
         DUTPUT TO 8255
/CSLO'*WRLO'*SELO*SELI*P(1)/ CWORD=DATAB
/CSLO'*WRLO'*SELO'*SELI'*P(1)/ APORT=DATAB
/CSLO'*WRLO'*SELO*SELI'*P(1)/ BPORT=DATAB
/CSLO'*WRLO'*SFLO'*SELI*P(1)/ CPCRT=DATAB
           INPUT FROM 8255
/CSLO**RDLO**SELO**SELI**P111/ DATAB=APORT
/CSLO**RDLO**SELJ*SELI**P111/ DATAB=BPORT
/CSLO**RDLO**SELO**SELI*P111/ DATAB=CPORT
            INPUT AND OUTPUT TERMINATION
```

```
/*(1)*I(4)*P(1)*R(ADY*GP1(0)*DP2(2)*OP3(3)/ ALATCH-(D-F).COUNT.
/*(1)*I(4)*P(1)*R(ADY*GP1(1)*OP2(2)*OP3(3)/ ALATCH-(H_1).COUNT.
/*(1)*I(4)*P(1)*R(ADY*GP1(1)*OP2(2)*OP3(3)/ ALATCH-(H_1).COUNT.
/*(1)*I(4)*P(1)*R(ADY*GP1(0)*OP2(1)*OP3(3)/ ALATCH-(B-F).SUB.1
/*(1)*I(4)*P(1)*R(ADY*GP1(0)*OP2(1)*OP3(3)/ ALATCH-(B-F).SUB.1
/*(1)*I(4)*P(1)*R(ADY*GP1(0)*OP2(3)*OP3(3)/ ALATCH-(B-F).SUB.1
/*(1)*I(4)*P(1)*P(ADY*GP1(1)*OP2(3)*OP3(3)/ ALATCH-(B-F).SUB.1
/*(1)*I(5)*P(1)*P(ADY*GP1(1)*OP2(3)*OP3(3)/ ALATCH-(B-F).SUB.1
/*(1)*I(5)*P(1)*P(ADY*GP1(0)*OP2(3)*OP3(3)/ ALATCH-(B-F).SUB.1
/*(1)*I(5)*P(1)*R(ADY*GP1(0)*OP2(2)*OP2(3))*OP3(3)/ X.O.Y-1,
/*(1)*I(5)*P(1)*R(ADY*GP1(1)*OP2(2)*OP2(3))*OP3(3)/ X.O.Y-1,
/*(1)*I(5)*P(1)*R(ADY*GP1(1)*OP2(2)*OP2(3))*OP3(3)/ X.O.Y-1,
/*(1)*I(5)*P(1)*R(ADY*GP1(0)*OP2(2)*OP3(1)/ X.O.Y-1,
/*(1)*I(3)*P(1)*R(ADY*GP1(0)*OP2(2)*OP3(1)/ X.O.Y-1,
/*(1)*I(3)*P(1)*R(ADY*GP1(0)*OP2(2)*OP3(1)/ X.O.Y-1,
/*(1)*I(3)*P(1)*R(ADY*GP1(0)*OP2(2)*OP3(1)/ X.O.Y-1,
/*(1)*I(3)*P(1)*R(ADY*GP1(0)*OP2(2)*OP3(1)/ X.O.Y-1,
/*(1)*I(4)*P(1)*R(ADY*GP1(0)*OP2(2)*OP3(1)/ X.O.Y-1,
/*(1)*I(4)*P(1)*R(ADY
```

```
/MI3)*I(3)*P(1)*READY*OPIC(1)*OP2(2)*OP3(2)/ I(MP*A, X=0,Y*4, MI=1, MI3)*I(3)*P(1)*READY*OPIC(1)*OP2(2)*OP3(2)/ I(MP*A, X=0,Y*4, MI=1, MI3)*I(3)*P(1)*READY*OPIC(1)*OP2(2)*OP3(2)/ X=0,Y*1, X=0,Y*4, MI=1, MI3)*I(3)*P(1)*READY*OPIC(1)*OP2(1)*OP2(2)/ X=0,Y*1, X=0,Y*1, MI3)*I(3)*P(1)*READY*OPIC(1)*OP2(1)*OP3(2)/ X=0,Y*1, MI3)*I(3)*P(1)*READY*OPIC(1)*OP2(1)*OP3(2)/ X=0,Y*1, MI3)*I(3)*P(1)*READY*OPIC(1)*OP3(2)/ X=0,X*1, MI3)*I(3)*P(1)*READY*OPIC(1)*OP3(3)/ X=0,X*1, X*2,X*1, X*3,X*1, X*3,X*1,
```

```
SIMULATE
*OUIPUT | LABFILI, Z]=Y, X, A, DATABUF, ADDBUFFER, INFN, INT | IR, PC, IMP, STAT, CWUPD, CPORT, APORT, INTI, INT7, INTR |
*SMITCH | I, INIST=ON |
*SMITCH | Z, INIT-ON |
*STA | OOCIH | STORED DATA |
*OUT | A, OBH | SAME |
*MVI | A, OBH | SMILL INTR SIGNAL |
*OUT | A, OBH | SMILL INTR SIGNAL |
*OUT | A, OBH | STORE |
*STA | OZOTH | STORE |
*MVI | A, OBH | SETTINE |
*STA | OZOTH | STORE |
*STA | OZOTH | SETTINE |
**EETURN |
**OUT | ORG | OLOOH |
**SETUP: EI |
**MAIN ROUTINE |
**SETUP: EI |
**MAIN ROUTINE |
**SETUPT | LOAD | OZOOH |
**OUTPUT: LOAD | OZOOH |
**OUTPUT: ODA | OZOOH |
**OUTPUT: ODA | OZOOH |
**OUTPUT: ODA | OZOOH |
**OUTPUT: ODB | OCZH |
**STORED INFO
**PC=:0100 |
**PC=:0100 |
**STORED INFO
**PC=:0100 |
*
```

APPENDIX C PREPROCESSOR FORTRAN ROUTINES

```
H?1.H22,H23,H24,H31,H32,H41,H42,H43,H44,H51,H52,
H53,H54,H55,H61,H62,H63,H64,H65,H66,H67,H68,H69,
H70,H71,H72
C
              INTEGER A(21).PTABLE(300).STABLE(60).CODE(16).ALTNE(50)
     LANGUAGE OPTIONS
    50 WRITE (6.51)

51 FORMATI''',/)

100 WRITE(6,1011 A

101 FORMATI'', A1,1944,43)

IF (A(2),NE,H33) GO TO 2000

IF (A(3),NE,H48) GO TO 2500

IF (A(3),NE,H48) GO TO 2750

MEMORY = A(5)
    OTHER LANGUAGES MAY BE LOADED BY INSERTING SELECTION LOGIC HERE
              CALL LODASM(PTABLE)
CCC
     LISTING OPTIONS
    200 LISTIT=1

READ(5,201) A

201 FORMATIA1,19A4,A31

WRITE(6,101) A

IF (A(2).NE.H45) GD TO 3000

IF (A(2).NE.H46) GD TO 3000

LISTIT=0
     ORIGIN OPTIONS
    300 LCOUNT=0

PEAD(5,201) A

WRITE(5,101) A

IF (4(2),E0,H47) GO TO 400

IF (A(2),NE,H34) GO TO 4000

IERCOO = 1

CALL VALFEO (A(3),NUMVAL,IERCOO)

IF (IERCOD ,NE, 0) GO TO 4500

LCOUNT = NUMVAL
     ASSEMBLY TURROUTINES
    400 WRITELS,401)
401 FCPMAT(' '-/-25*.*ASSEMBLY BEGINS HERE*-/)
IERCNT=0
CALL PASONE (LEDUNT-PTABLE-IEPCNT)
END FILE ?
REVIND 2
      PRINT SYMBOL TABLE IF DESIRED
    500 IF (LISTIT .NE. 1) GD TO 600 .
GALL PRINCT (STABLE, PROINT, IERR3)
IF (IPRINT .EQ. 0) GO TO 600
WPITE (6.501)
501 FURMATI' ',//,15x,' SYMBOL TABLE ',/)
LIMIT = IPRINT / 4
```

```
GO TO 5000
 2750 WRITE (6,2751)
2751 FURMAT(1 1, ***** MISSING MEMORY NAME - TERMINATING ASSEMBLY ****

C**)
        GO TO 5000
 3000 WRITE [6,3001]
3001 FORMATE *, ****** LISTING CARD INCORRECT - DEFAULT=LIST ******)
GO TO 300
 4000 WRITE (6.4001)
4001 FOPMAT(* 1,****** ORIGIN NOT SPECIFIED - DEFAULT=0 ******)
GD TO 400
 4500 WRITE [6,450]]
4501 FORMATI' ', ****** INVALID DRIGIN SPECIFIED - DEFAULT = D ******)
GO TO 400
5000 RETURN 1
SUBROUTINE PASONE (LCOUNT, PTABLE, TERCHT)
C
       INTEGER H33,H34,H45,H46,H47,H48,H49,H73
DATA H33, H34, H45, H46, H47, H48, H49, H73
C /3HASM, 3HORG, 4HEIST,4HNENE,4HNERG,4H8080,4H .1H:)
C
        COMMON /PATA/1E,H01,H02,H03,H04,H05,H05,H07,H08,H09,H10,H11,H12,

i H21,H22,H23,H24,H31,H32,H41,H42,H43,H44,H51,H52,H53,

H54,H55,H61,H62,H63,H64,H65,H66,H67,H68,H69,H70,H71
C
        INTEGER HOL.HO2.HO3.HO4.HO5.HO6.HO7.HO8.HO9.HI0.HII.HI2.
H2I.H22.H23.H24.H3I.H32.H4I.H42.H43.H44.H5I.H52.
H53.H54.H55.H6I.H62.H63.H64.H65.H66.H67.H68.H69.
H70.H71.H72
€.
        INTEGER PASS, ALZIJ, PTABLE 13001
Ç
        PASS=1
LC=LTOUNT
    PEAD CAPD AND WRITE COPY ON DISK FOR PASS TWO
     50 READ(5.51) A
51 FGRMAT(AL,1944,A3)
WRITE(2,51) A
    PASS COMMENT CARDS BEGINNING WITH * AND FLAG OTHER NONBLANK FIRST COLUMNS AS EPROPS
```

```
ç
          SUBPOUTINE PASTNO (LCOUNT, PTABLE, STABLE, TERCHT, LISTIT)
ç
         INTEGER HO3
C
          INTEGER PASS.A(21).PTABLE(300).STABLE(60).CODE(16).OPER1.OPER2
       INITIALIZATION
    PASS = 2
LC = LCOUNT
00 10 1 =1,16
CODE(1) = 0
10 CONTINUE
    READ CARD IMAGE FROM DISK
     50 RE40 (2,51) A
51 FURMAT(A1,1944-A3)
IF (A(1) .NE. HO3) GO TO 100
NAYTES = 0
GO TO 700
    OPCODE PROCESSING
   OPERAND PROCESSING
  300 CALL OPERAN (MOD. a16). CPERI, [ERCOO. OPER2.NVALI, NVAL2, NVAL3]

IF (IERCOD. E0. 1) GD TO 2000

IF (MOD. E0. 0) GD TO 3000

(IF (MOD. E0. 0) GD TO 350

CODE(1) = CODE(1) + NVAL1

IF (MOD. NE. 5) GD TO 325

CODE(1) = CODE(1) + NVAL2

GD TO 600

325 CODE(2) = NVAL?

IF (OPER2. NE. 5) GD TO 600

CODE(3) = NVAL1

IF (OPER1. NE. 5) GD TO 600

CODE(3) = NVAL2

GO TO 600

350 CODE(2) = NVAL1

IF (OPER1. NE. 5) GD TO 600

CODE(3) = NVAL2

GO TO 600
    PSUEDC-CP PROCESSING
   400 CALL PUPSUB (LINCE, PASS, TERRZ, A.LC, CDDE, 87000) IF (TEPRZ, FO. 1) GC TC 4000
```

```
IF (IERR? .EQ. 2) GO TO 5000
IF (IERR? .EQ. 3) GO TO 6000
NBYTES = LINCR
        WRITE LC AND CODE INFOR TO TAPE FOR LOAD TO MEMORY
     600 IF (NRYTES .EQ. 0) GO TO 700 WRITE (3,610) NBYTES,LC.CODE 610 FORMATIZZ,74,16Z2)
         IF LIST IS DESIRED, PRINT OUT LC. CODE, AND LINE
     700 IF (LISTIT .EQ. 0) GO TO 50 IF (NBYTES .NE. 0) GO TO 800
C PRINT LINE ONLY FUR

7 705 WP ITE (6.710] A
710 FORMAT(* '.125,A1.1944,A3)
GO 70 50
800 MBYIES = 0
IF (NBYTES .LE. 3) GO TO 810
MBYIES = NRYTES
NBYTES = 3
         PRINT LINE ONLY FOR COMMENTS AND ZERO LENGTH PSUEDO-OPS
        PRINT LINE AND CODE FOR NORMAL OF CODES
     810 WRITE (6.811) LC. (CODE(I). I=1.NBYTES)
811 FORMAT(* '1, 24.3(2X.72))
WRITE (6.912) A
812 FORMAT(**, 725.41, 1944.43)
IF (MBYTES .EQ. 0) GO 10 900
       PRINT CONTINUED LINES FOR BYTE ALD WORD INFORMATION
     WRITE (6.813) (CODE(1), 1=4.MBYTES)
813 FORMATI: '.TR.13(Z2.2X))
900 LC = LC + LINCR
60 TO 50
     ERROR MESSAGES
    1000 WRITE (6,710) A
WRITE (6,1001) A(4)
1001 FURMATE! '', '***** OPCODE '.44.' INVALED OR NOT FOUND - CARD TERMIN
CATED *****!
IEPCNI = IEPCNI + 1
LC = LC + LINCR
GO TO 50
 INVALID OPERAND ENCOUNTERED - CARD TERMINATED .
  C 3000 WRITE [6,710] A
```

```
200 IF (IERP2.NE.4) GO TO 300

[EPCOD = 1

CALL VALRED (A)6), NUMVAL, IERCOO!

IF (IERCOD.EG.1) GO TO 1500

IF (IEPCUD.EG.2) GO TO 1600

IEPCUD.EG.2) GO TO 1600

LC = LC + NUMVAL

RETURN
  DW PROCESSING
300 IF (IERR2.NE.5) GO TO 400
ITYPE = 2
CALL STRING (ITYPE, PASS, A16), NUMOPS, IERCOD)
IF (IERCOD.EQ.1) GO TO 1500
IF (IERCOD.EQ.2) GO TO 1600
IERP2 = 0
ICRP2 = 0
RETURN
   END PROCESSING, ENDING PASS ONE
 400 IF (TERRZ.NE.6) GO TO 500 RETURN)
  EQU PROCESSING
500 IF (IERR2.NE.71 GD TD 600

IERCDD = 1

CALL VALRED (A16), NUMVAL, 1ERCDD1

IF (IERCDD.EQ.11) GD TD 1500

IF (IERCDD.EQ.2) GD TD 1600

CALL LABFIX (A12), NUMVAL, IERCDD1

IF IIERCDD.EQ.1) GO TD 1500

IF (IERCDD.EQ.2) GD TC 1600

RETURN
   OPG PROCESSING
 600 IF (IERR2.NE.8) GD 10 700
IFRCRO = 1
CALL VALRED (A(6), NUMVAL, IERCDD)
IF (IERCDD.EQ.1) GD TO 1500
IF (IERCDD.EQ.2) GD TO 1600
IFRR2 = 0
IC = NUMVAL
RETURN
   RST PROCESSING
 700 IF (IEORZ .NE. 9) GO TO 1700

[EPCD * 1

CALL VALUED (A(6), NUMVAL. IERCOD)


IF (IERCOD. EQ. I) GO TO 1500

IF (IERCOD. EQ. I) GO TO 1600

[EQ. EQ. II + 1

RETURN
```

Ç



```
PASS TWO ROUTINES

ON PROCESSING

BOO IF (IFRR2 .NE. 3) GO TO 900

ITYPE ING (ITYPE.PASS.A16).NUMOPS.IERCOD.CODE)

IER 7 = IERCOD

IF RERP 2 NE. A) GO TO 1000

IF CODE = NUMOPS

ON PROCESSING

ON PROCESSING

ON PROCESSING

ON PROCESSING

ON PROCESSING

COLL VALRED (A16).NUMVAL.IERCOD)

IF (IERR 2 NE. 5) GO TO 1100

ITYPE = 2

CALL STRING (ITYPE.PASS.A16).NUMOPS.IERCOD.CODE)

IF PR 2 = IERCOD

IF (IERR 2.NE. 5) GO TO 1200

CALL STRING (ITYPE.PASS.A16).NUMOPS.IERCOD.CODE)

IF RETURN

CEND PROCESSING

END PROCESSING

1100 IF (IERR 2.NE. 6) GO TO 1200

LINCR = NUMOPS * 2

RETURN

CONTROL OF (IERR 2.NE. 6) GO TO 1300

LINCR = 0

IF (IERR 2.NE. 6) GO TO 1300

LINCR = 0

RETURN

CONTROL OF (IERR 2.NE. 6) GO TO 1400

IF (IER
```

```
C READ LINE OF CODE

10 PEAD (3, 20, EMD=600) NBYTES, LC. CODE

20 FORMAT(22, 24, 1622)

IF (K.FQ. 14) NEWLIN = 1

IF (NEWLIN .EQ. 0) GO TO 300

WRITTF FINISHED LINE AND CREATE NEW LINE HEADING

100 IF (1FIRST .EQ. 1) GO TO 150

WRITTF (7, 110) (ALINE(1). (=1, MAX)

110 FORMATIAL, A4-2A1. Z4-441. Z2-13(ZA1. Z21)

150 IFIRST = 0

IF (1SPLIT = 0

IF (1SPLIT = 0

ISPLIT = 10

ISPLIT =
```

```
600 Hax = M-1

He | IC | Policy | Polic
```

APPENDIX D PREPROCESSOR ASSEMBLY LANGUAGE ROUTINES

```
CL8'STALLA30'
F'29'
CL8'STA 3050'
F'50'
CL8'STALLA30'
F'20'
CL8'STC 1000'
F'16''
CL8'SUR 1110'
F'16''
CL8'SUR 1110'
F'214'
CL8'XFHG1000'
F'214'
CL8'XRA 1110'
F'16''
CL8'XRA 1110'
F'16''
CL8'XRA 2940'
F'238'
CL8'XTHL1000'
F'227'
LODASM
                    END
LODASM
      ROUTINE FOR PLACING LABELS AND VALUES INTO SYMBOL FARLE LABLIN (ALZ).LC. IERRI)
                   EQU * R14.R12.12(R13) LA R12.O[R1] MVC SYMBIN(B).OIR2)
 LABLIN
                                                                                     SAVE SENERAL REGISTERS
ZERO ERROR CODE
LOAD 400R OF LAMEL
LOAD LABEL TO SYMBIN
      TEST FOR ALPHARETIC FIRST CHARACTER
                    CLI SYMBIN, C'A'
RL ERRINV
CLI SYMBIN, C'?'
BNH FILLUP
B FPRINV
                                                                                     FIRST CHAPACTER A?
INVALID IF LOW
FIRST CHARACTER Z?
PROCEED TO FILLUP IF NOT HIGH
ELSE CHAP INVALID
 . LOOP TO LOAD CHAPACTERS INTO SYMBOL
                    47C
47C
14
                                SYMBOL(1), SYMBIN
SYMBOL+117), PLANKS
P4.0
PR,1
                                                                                     LOAD FIRST CHAR OF SYMBIN
FILL PIST WITH BLANKS
FRO POINTER
SET INCOFMENT
 FILLUP
```

Camer Server

```
R9.5
R5.0
R5.5YMBIN+1(R4)
R5.2F'122'
OUT
R4.R8.ERLONG
P5.5YMBOL(R4)
FILDOP
                                                                                                             SET LIMIT INDEX
ZERO R5
INSERT CHAR FROM SYMBIN
CHARACTER :?
END OF LAREL
IF OVER 6 CHAR, ERROR LONG
STOPE CHAR IN SYMBIL
GET NEXT CHARACTER
                        LA
LA
IC
PE
PXH
STC
B
FILCOP
      LOAD LABEL AND VALUE IN STABLE
ĈU T
                         EQU
                                         *
66.PDINTR
R7.STABLE
R7.0
(A.R7), SYMBCL
R7.8(R7)
R3.4(R1)
018,R71,0(R3)
R6.PDINTR
LEAVE
                                                                                                            LOAD INDEX TO STABLE LOAD ADDR OF STABLE FORM TABLE ADDRESS MOVE SYMBOL TO STABLE INCREMENT POSITION LOAD ADDR OF LC LOAD LC INTO STABLE ADJUST INDEX STORE POINTER LEAVE ROUTINE
                        LA
AR
MVC
LA
                        LAVC
LA
ST
B
           ROUTINE TO SEND STABLE TO MAIN STORAGE FOR PRINTING
                        USING *.R15
EQU *
SIM R14.R1
LA R12.0
EQU *
                                                                                                              ESTABLISH ADDRESSABILITY
PRINST
                                          R14,R12,12(R13)
R12,0
MOVING
                                       * 92,0(R1)
0(240,921,5fARLE
92,4(R1)
R3,PCINTR
P3,0(R2)
LEAVE
                                                                                                             LOAD ADDR OF STABLE MAIN PROG
MOVE ENTIRE TABLE
LOAD ADDR OF IPOINT
LOAD POINTR AS IPOINT
                       L
HVC
L
ST
B
        ROUTINE TO PROCESS EQU PSUEDO-OP
                        USING +.R15
EQU +
SIM R14,R12,12(R13)
LA R12,0
LA P4.STARLE
L P6.P()INTP
S 96.=F12'
AR R4,R6
L R2,4[R1]
L R2,0[R2]
LA R4,9[R4]
ST 22,0[R4]
R LTAYE
                                                                                                              ESTABLISH ADDRESSABILITY
                                                                                                            SAVE GENERAL REGISTERS
ZERO ERROR CODE
LOAD ADDR OF STABLE
LOAD POINTR TO R6
POINT TO LAST TARLE ENTRY
FORM ADDR OF ELEMENT
LOAD ADDR VALUE
LUAD VALUE
INCREMENT POINTR TO LC SPACE
LOAD REVISED VALUE
AND LEAVE ROUTINE
LABFIX
        ROUTINE TO FIND VALUE FROM SYMBOLS USED
                        USING #.P15
FOU #
STM R14,21
                                                                                                              ESTABLISH ADDRESSABILITY
LAROUT
                                         R14,212,12(R13)
P12,0
P2,0(R1)
                                                                                                              SAVE GENERAL REGISTERS
ZERO ERRUR CODE
LOAD ADOR LABNUM
```

```
P4.STABLE
R5.PCINTR
P5. =F101
ETRINV
P5.R4
                                                                                      LOAD ADDR OF STABLE INDEX
LOAD LIMIT OF STABLE INDEX
POINTR = 0 7
IF YES, GO TO ERRINV
SET LIMIT ADDRESS
                    LCRAECBLCBBFL
EROLEARE OA
                                 P5,84

D16,82),0184)

FINU

R4,12(R4)

R4,85

ERRINY

SFEK
SEEK
                                                                                      COMPARE TO STABLE ENTRY
IF EQUAL, GO TO FIND
ELSE INCREMENT ADDR
COMPARE ADOR TO LIMIT
IF EQUAL, GO TO INVALID
ELSE BRANCH BACK
FIND
                                                                                      INCREMENT TO LC SPACE
LOAD LC
LOAD ADDR NUMYAL
PASS 9ACK NUMYAL
AND LEAVE ROUTINE
     ERROR HANDLING ROUTINES
               EQU
EQU
LA
 ERRINV
                                 R12,1
LEAVE
                                                                                      SET ERROR CODE = 1
LEAVE ROUTINE
ERLONG
                                 À12,2
                                                                                       SET ERROR CODE = 2
    LOAD FRROR CODE AND LEAVE ROUTINE
LEAVE
                    EOU
                                # R6,84R17
R12,01R67
R14,R12,12(R13)
R14
10
10
10
CLB?
240CL1'
                    TOP GEND LABLST
                                                                                       LOAD ADDR OF ERPOR CODE
PASS BACK ERROR CODE
RESTORE GENERAL REGISTEPS
RETURN
SYMBOL
SYMBIN
POINTR
RLANKS
STABLE
                                                                                       SPACE FOR 20 ENTIRES IN STABLE
CSECT
SEQUE
SOPEN
EQU
LA
LA
ST
 PCODE
                                                                                       EQUATE REGISTERS
IBM OPENING CONVENTIONS
                                 #10.0
#12.0
#12.tEN
#2.1(#1)
REGIN
                                                                                      ZERO DEESET
ZERO EPRCR CODE
ZERO LINCR
PZ 15 PASS ADDR
```

.

```
#2,0(#2)
#3,4(#1)
#6,0(#3)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  RZ IS PASS
R3 IS SEARCH PCODE ADDR
R6 IS SEAPCH PCODE
                                                                                                                                                                                                                                  AND OFFSET DETERMINATION
OFFSE
* ERROR TEST
FESTI CLI
FRRORI LA
B
TEST2 CLI
BNH
LA
TEST3 CLI
BNH
LA
TEST4 CLI
BL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  PCODE GREATER THAN 2?
IF NOT. GO TO TEST2
IF YES. EPROR CODE = 1
LEAVE ROUTINE
PCODE GREATER THAN Q?
IF NOT. GC TO TEST3
IF YES. SEARCH BEGINS AT Q
GO TO SEARCH
PCODE GREATER THAN G?
IF NOT. GO TO TEST4
IF YES. SEARCH BEGINS AT G
GO TO SEARCH
PCODE GREATER THAN A?
IF NOT, ERROR CCDE = 1
                                      SEARCH LOOP
                                                                                                                                                                                                                                                 R5.96 (R1 0)
R5.90 (R1 0)
R5.90
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     LIMIT OF 30 PROBES
LOAD ADDR OF PIABLE
COMPARE ENTRY TO PCCUE TABLE
IF EQUAL, GO TO FOUND
IF SMALLER, BRANCH OUT
IF NOT, INCREMENT PCINTER
BRANCH ON COUNT TO SLOOP
IF NOT FOUND, SET ERROR CODE
AND LEAVE ROUTINE
     SEARCH
                                                                                                                                                   LLCBBLACA ORALN AVI TALCA ORALNAVI T
     SLOOP
     NOTEND
     FOUND
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  SUM BASE AND INDEX
MOVE TO LENGTH BYTE
JEST FOR PSUEDO-OP, GO TO ONEPAS
SET ERPOR CODE FOR PSUEDO-OP
MOVE TO MOD BYTE
MOVE LENGTH TO LEN
CONVERT TO BINARY
LOAD LEN TO R6
LCAD ADDR OF LINCR
PASS BACK AS LINCR
AND LEAVE POUTINE
                                      PASS ONE PROCESSING
                                                                                                                                                        HVC
HVC
  CHEPAS
                                                                                                                                                                                                                                                   1 EN+3(1),0(R5)
LEN+3,X'DF'
R6,LEN
R4,12(R1)
R6,0(R4)
P2,=F*2'
TWDPAS
LFAVE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  MOVE LENGTH TO LEN
CDNVERT TO RINARY
LOAD LEN TO RE
LOAD ADDR OF LINCR
PASS AACK AS LINCR
IF PASS=2
GD TO PASS TWO MANDLING
ELSE LEAVE ROUTINE
                                                                                                                                                        ST
C
RE
                                                     PASS TWO PROCESSING PASS MACK MCD. OPERL, OPERL, AND NUMCOD
```

```
THEPAS
                         EQU
FQU
LA
YVC
                                          * P5.1[P5]
LEN+311].0[R5]
LEN+31X*0F*
R6.LEN
R6.1[R6]
R6.0[R4]
* P5.1[R5]
LEN+311].0[R5]
LEN+311].0[R5]
R6.LEN
R6.LEN
400
                                                                                                                ADVANCE PCINTER TO MCD
MOVE MOD TO LEN
CONVERT TO BINARY
LCAD MCD
LOAD ADDR OF MOD
PASS BACK MOD
                         STOU
EQU
MVC
NI
OPER 1
                                                                                                                 ADVANCE POINTER TO OPER1
LOAD OPERI INTO LEN
CONVERT TO RINARY
LOAD OPERI
LOAD ADOR OPERI
PASS BACK OPERI
                          L T U LA C
                                          R6.0(R4)

#5,1[P5]

LEN+3(I).0(R5)

LEN+3(X).0F

R6.1EN

R6.28(R1)

#6.0(R5)

R6.0(R5)

R6.32(R1)

R6.32(R1)

R6.16(R1)

R6.16(R1)

R6.16(R1)
OPER2
                                                                                                                 ADVANCE POINTER TO OPER2
MOVE OPER2 TO LEN
CONVERT TO RINARY
LOAD OPER2
LOAD ADDR OPER2
PASS BACK OPER2
                          ŠT
EQU
LA
NUMC DD
                                                                                                                 ADVANCE POINTER TO NUMCOO
LOAD NUMCOO
LOAD ADDR NUMCOO
PASS BACK NUMCOD
LOAD RETURN ADDR
PASS BACK ERROR CODE
                          ST
EQU
SCLOSE
DS
END
LEAVE
END
                                                                                                                 IBM CLOSING CONVENTIONS
LEN
                                           PCODE
G CSECT FEQURE SOPEN
N FOU TO THE SOPEN
N FOU TO THE SET LIMIT BY TYPE L P2.0(42)
L P2.0(41)
L P2.0(41)
L P2.0(41)
L P2.0(41)
L P2.0(41)
L P3.0(41)
L P3.0(41)
L P3.0(41)
L P3.0(41)
 STRING
                                                                                                                 EQUATE REGISTERS
IBM OPENING CONVENTIONS
 REGIN
                                                                                                                 ZERO ERROR CODE
ZERO ERROR CODE FOR VALRED
                                                                                                                LOAD ITYPE ADDR
LOAD ITYPE
STORE ITYPE IN R9
LOAD LIMIT TO R3
STORE LIMIT
ITYPE = 1 7
IF YES, OF TO TESTIT
ELSE USE LIMIT
STORE AS LIMIT
```

```
* [NITIALIZE AY PASS CODE
TESTIT EQU

| R2, A[R1] |
| P3, 4[R1] |
| P4, 1[R1] |
| P4, 1[R4] |
                                                                                                                                                               LOAD ADDR OF POSITION
LOAD ADDR PASS
LOAD PASS
PASS = 1 7
IF SO, GO TO VALIDITY TEST
ELSE LOAD ADDR CODE
AND LOAD INDEX TO CUDE
STORE POSITION IN ADDROP
                                                                                                                                                                FIRST CHAR BLANK ?
IF YES, OPERAND INVALID
FIRST CHAR ?
CO TO STRING PROCESSING
FIRST CHAR ?
IF YES, OPERAND INVALID
SET COUNT TO 1
                                                                                                                                                                CHARACTER BLANK ?
IF YES, GO TO DONE
CHARACTER ?
IF YES, ADO ONE OPERAND
COUNT NEXT OPERAND
INCREMENT
UPCINE LA
BH
CBH
CBE
EQ
                                                               R4.1[R4]
R4.LIM[T
ERLUNG
R3.=F11
INCR
                                                                                                                                                                 INCREMENT CPERANDS
LONGER THAN LIMIT
LF YES, GO TO ERROP LONG
PASS = 1 7
IF YES, GO TO INCR
                                                     EQU
CALL
IR
    PASBAK
                                                                                                                                                                ITYPE = 2?
GO TO THORYT LOADING
VALUE > 255
IF YFS, OPERAND INVALUD
ELSE PASS BACK AS CODE
INCREMENT INDEX
INCREMENT POSITION
STORE POSITION IN ADDROP
LAST OP FLAG = 1?
IF YES, GO TO DONE?
CONTINUE
                                        LCBCBSLLSCB
                                       #
F0U
( nt
     THUBYT
                                                                RA,=F1655361
                                                                                                                                                                 OVER TWO BYTES? IF LOW, OF TO SPLIT
```

```
P6,=F'65536'
TWO BY T
                        S
B
S
T
N
I
                                                                                                           IF HIGH, SUBTRACT
                                       TWO BY (

# A NUMYAL

R 7, NUMYAL

R 6, SPACE

NUMYAL+3(1), SPACE+2

P 6, NUMYAL

R 6, O(RII; R 10)

R 11, 4 (R II)

R 2, 1 (R 2)

R 2, ADDROP

R 8, = F 1 *

UONE2

COMCN T
                                                                                                          STORE NUMVAL
JERO UPPER RYTE
LOAD VALUE
PASS RACK AS CODE
INCREMENT RII
JERO RY
JERO NUMVAL
IN SPACE
LOAD HIGH BYTE
LOAD BYTE FOR PASS
PASS RACK AS CODE
INCREMENT RII
INCREMENT POSITION
STORE POSITION IN ADDROP
CHECK LAST OP FLAG
IF SET, LEAVE ROUTINE
ELSE CONTINUE
SPLIT
                       ST
LA
ST
ST
MVC
                        LSLLSCB
                        B
EQU
LA
B
INCR
                                        PZ,1(RZ)
                                                                                                            INCREMENT POSITION
           COUNT NUMBER OF CHARACTERS IN QUOTES FOR STRINGS
                                        CALCECTION OF STREET OF STREET
QUOTES
                                                                                                            SET POSITION
SET CHAR COUNT TO ZERO
ZERO R5
                                                                                                           CHAR *7
IF YES END OF STRING
INCREMENT COUNT
OVER LIMIT ?
IF YES, GO TO ERLONG
PASS * 1 ?
GO TO ADVANC
ELSE LOAD CHAR IN R5
AND PASS BACK AS CHOE
INCREMENT R 11
COUNT
                                        R2, 1(R2)
COUNT
ADVANC
                                                                                                            INCREMENT POSITION LOOP PACK TO COUNT
DONE
                                         R3, =F'2'
                                                                                                            PASS = 2 ?
IF NOT, GC TO DONE2
ELSE LOAD LAST OP FLAG
AND GD TO SUBDUT
                                         SUADUT
                         EQU
DONE 2
                    12 P4+01

9-01 LEAVE

18-01 P011 TNES

10 P12-1

10 LEAVE
                                         R8.17(R1)
P4.0(R8)
                                                                                                            LOAD ADDR NUMOPS
DONE 3
                                                                                                           LEAVE ROUTINE
           EPROP
EPRINV
                                                                                                            SET FROME CODE = 1
EPLONG
                                                                                                            SET FROM CODE = 2
```

```
LFAVE
                        FOU
ST.
                                        P8,16(R1)
P12,0(P8)
                                                                                                         LMAD ADDR ERCODE
PASS BACK ERROR DCDE
IBM CLOSING CONVENTIONS
                        ST
SCI OSE
OS
OS
OS
OS
ENO
                                         IF
IF
IF
IF
IF
STRING
LIMIT
ADDROP
NUMVAL
ERCODE
SPACE
# RI
# REGIN
                                        # 12+0
R12+ERCODE
R2+0[R1]
R2+0[R2]
R2+0[R2]
R2+=F+0
D4T4
R11+1
R3+4{R1}
                                                                                                          ZERO ERROR CODE
ZERO ERROR CODE FOR VALRED
LCAD ADDR OF MOD
LCAD MOD
MDD = 0 ?
IF YES, CC TO DATA
SET MODS PASS FLAG = 1
LOAD ADDR OPERANDS
                         .
.
.
.
.
.
.
.
.
 *
            READ REGISTERS AS OPERANDS
 PREREG
                                        REGIST(4).BLANKS
R4.0
R5.0
R5.0
R7.1
R7.3
O(R3).C''
ERRINV
                                                                                                          BLANK OUT REGIST AREA
ZERO INDEX
ZERO RS
SET INCREMENT
SET LIMIT
FIRST CHAR BLANK?
IF YES, CHAR INVALID
                         REOCE BY CONTRACT
 PEGRED
                                         #5.0(R4.R3)

R5.=F'107'

FINISM

R5.=F'64'

FINISM

R4.PR.ERLUNG

R5.REGIST-1(R4)

PEGRED
                                                                                                          INSERT CHAR INTO R5
CHAR = 17
IF SO, READ IS FINISHED
CHAR = ALANK?
IF YES, DUNE
CVER 3 CHAR, ICC LONG
STOPE IN REGIST
GET NEXT CHAR
                         EQU
AR
LA
 FINISH
                                          Ř3,84
33,1(83)
                                                                                                          UPDATE OPERAND LOCATION MOVE PAST DELIMITER
```

```
SELECT OPERAND LIST BY MOD TYPE
                                R2, =F121
                                                                                     MOD = 2 7
IF NOT. GD TO PROC3
                    ŘН
                   FOU
PROC 12
                                RS.LISTI
SEARCH
                                                                                     USF LISTI .
GO TO SEARCH
                   Ëou
PROC 3
                                P2,=F*3*
PROC4
R5,LIST2
SEAPCH
                                                                                     MOD = 3 ?

1F NO, GO TO PROC4

USE LIST2

GO TO SEARCH
                   E A
PROC 4
                    ĔQU
                                R2, *F'4'
PPOC5
R5, LIST3
R5, LISTL
                                                                                     MOD = 4 ?
IF NO, GO TO PROCS
USE LIST3
                   ŘН
PROC 5
                                                                                     USE LISTI
        SEARCH OPERAND LIST AND MAJCH TO FIND NUMBER VALUE OF REGISTER.
SEARCH
                   EDU
CLC
                                PEGIST(4),0(R5)
FOUND
OIP51,C*2*
ERRINY
R5,8(R5)
SEARCH
                                                                                     COMPARE REGIST WITH LIST
IF MATCH, GO TO FOUND
LIST ENTRY = Z ?
MATCH NOT FOUND
INCREMENT ADDR
                   CBLB ELL CBE
FOUND
                                                                                     MOVE TO VALUE WORD
LOAD VALUE
MOD = 5 7
IF YES, GO TO MOOS
          SHIFT NUMBER THREE PLACES FOR MOD 2
                                R2. =F121
SH1FT
PASSIT
#6.0
R6. =F181
                                                                                      MOO # 2 7
SHIFT OPERAND VALUE
ELSE PASS AS IS
                    C
BF
                    ğ.
EQU
 SHIFT
                                                                                      ZERO RA MULTIPLY TO GET 3 PLACE SHIFT
                    LA
                                R5, 201R1)
R5, 201R1)
R7, 01R53
R3, 400RUP
R2, =F'5'
M005
DATA2
 PASSIT
                    EQU
                                                                                     LOAD ADDR NVAL1
PASS BACK NVAL1
STORE ADDROP
MOD = 5 ?
IF yes, go to mud5
GO to nata2 for Next Operanos
                   ST
ST
OF
*
*
**
***
         FOR MOD 5, READ NEXT OPERAND AS REGISTER
                    FQU
                                                                                     INCREMENT MODS PASS FLAG
MODS PASS FLAG = 2 ?
IF YES, GO TO SHIFT
MODS PASS FLAG = 3 ?
IF YES, GO TO PREPEG
FLSE LOAD ADDR NVALZ
                                R11,1(R11)
R11,=F*2*
SHIFT
R11,=F*3*
PREPEG
R5,24(R1)
                    C
BE
                    r
HF
```

```
5 T
                                                                                                                                               RT.O(RS)
                                                                                                                                                                                                                                                                                                                                                                                      PASS BACK NVALZ
AND LEAVE ROUTINE
DATA
                                       ROUTINE TO READ LABEL AND NUMERICAL DATA
                                                                                        EQU
                                                                                                                                             #4.4(P.1)
#4.400P0P
#3.0
#6.20
#2.81#1)
#2.01#2]
#2.01#2
SURCUT
#3.1
                                                                                                                                                                                                                                                                                                                                                                                      LOAD ADDR OF POSITION
STORE ADDROP FOR CALL
FLAG REGISTER = 0
LOAD NVAL POINTER
LOAD ADDR OPER1
LOAD OPER1
OPER1 = 4
IF YFS, GO TO SUBDUT
ELSE SET FLAG REGISTER
                                                                                       TAA EA
 USU
SUBDUT
                                       USE SURPOUTINE VALRED TO RETRIEVE NUMERICAL VALUES
                                                                                     FON
CALL
                                                                                                                                             R5.RI
VALRED, LADDROP, NUMVAL, ERCODEL, VL SUBR FOR NUMERICAL
RIL, ERCODE
RIL, ERCODE
LOAD ERCODE
RIL, ERCODE
RIL,
                                                                                        C
RE
                                                                                        BE
                                                                                       BOU
ENE
 OPRED
                                                                                                                                                R3.=F11'
                                                                                                                                                                                                                                                                                                                                                                                        OPERI = 5 7
IF NOT, GO TO NEXTOP
                                      ROUTINE TO SPLIT LARGE NUMBERS INTO TWO BYTES, LOW ORDER FIRST
  VALCUT
                                                                                                                                            R4. WUMVAL

R4. = F' 65536'

CUTUP

R4. = F' 65536'

VALIST

R4. NUMVAL

NUMVAL+2, X'00'

R5. NUMVAL

R11.0(R6,R1)

R5.0(R11)

R5.0(R11)

R5.4(P6)

R5. NUMVAL

R11.0(R6,R1)

R5.4(P6)

R5. NUMVAL

R11.0(R6,R1)

R5.4(P6)

R5. NUMVAL

R11.0(R6,R1)

R5.0(R11)

R5.0(R11)
                                                                                        EUU
                                                                                                                                                                                                                                                                                                                                                                                         LCAO NUMVAL
    VALTST
                                                                                                                                                                                                                                                                                                                                                                                      NUMVAL IIVER THO BYTES?
IF LESS, PRCCEED WITH SPLIT
ELSE MAKE MOD 65K
LOOP MACK TO VALTST
                                                                                        CBS B CT I
                                                                                                                                                                                                                                                                                                                                                                                      STORE NUMYAL
LOAD PASS BACK ADDR
PASS BACK NVAL I
INCREMENT R6
LERO R5
LERO R5
LERO R5
LOAD NUMYAL
LOAD NUMYAL
LOAD NUMYAL
LOAD NUMBER IN SPACE
LOAD NUMYAL
LOAD NUMBER IN SPACE
LOAD NUMYAL
LOAD NUMYAL
LOAD PASS BACK ADDR
PASS BACK NVAL 2
AND LEAVE ROUTINE
 CUTUP
                                       LUAD SINGLE BYTE OPERANDS
  NE XTOP
                                                                              FOIL
```

```
C
BNF
LA
                                     R3,=F*3*
TFSTOP
R6,24
VALCUT
                                                                                                   FLAG REGISTER = 3 ?
IF NOT, GO TO TESTOP
IF YES, LOAD NVAL POINTEP
AND GO TO VALCUT
                       Ř
FQU
TESTOP
                                     R4.NIJMVAL
R4.=F*255*
ERLONG
R3.=F*2*
OPNUM2
R11.20(R1)
P4.0(P11)
                                                                                                   LOAD NUMVAL
NUMVAL OVER ONE BYTE?
IF YES, OPERAND IS TOO LONG
FLAG REGISTER = 2 ?
IF YES, GO TO OPNUM2
LOAD ADDR NVALI
PASS BACK NVALI
                      C
BE
                       ŠΤ
     PROCESS SECOND DATA OPERAND
DATAS
                                                                                                   LOAD ADDR OPER 2
LOAD OPER 2
OPER 2 = 0 ?
IF YES, LEAVE ROUTINE
SET FLAG REGISTER TO 1
OPER 2 = 4 ?
IF EQUAL GO TO SUBOUT
SET FLAG REGISTER = 3
GO TO SUBOUT
                       EQU
                                     * R2.16(R1)
R2.0(R2)
R2.=F.0!
LEAVE
R3.2
F2.=F.4.
SUBCUT
R3.3
SUBCUT
                      CBLCBLB
          LOAD SECOND ONE BYTE OPERAND
                       CPNUM2
                                                                                                    LOAD NUMVAL
LOAD ADDR NVAL?
PASS BACK NVAL?
AND LEAVE ROUTINE
         FRROR HANDLING ROUTINES
                      EQU
EQU
EQU
U
ERRINV
                                                                                                     SET ERROR CUDE = 1
AND LEAVE ROUTINE
ERLONG
                                       Ř12,2
                                                                                                     SET ERROR CODE = 2
LEAVE
                                                                                                    LOAD IERCOD RETURN ADDR
RETURN IERCOD
RETURN
                      R11,
ST R12,
SCLOSE
US IF
DS IF
OS IF
DS IF
DS IF
ADDROP
NUMVAL
ERCODE
SPACE
REGIST
BLANKS
 . REGISTER OPERAND LISTS
                       FOU
DC
DC
DC
DC
LISTI
                                      CL4'A
F'7'
CL4'8
F'0'
CL4'C
```

```
CL I
CL I
CH
LA
                                                                                                        O(R2),C'A'
ERRINY
O(R2),C'Z'
NUM'ST
R9.6
SETUP
                                                                                                                                                                                                                                                                                FIRST CHAR = A ?
IF LOW, INVALID OPERAND
CHAP = Z ?
IF HIGH, TEST FOR NUMBER
ELSE LOAD MAX CHAR * 6
AND BRANCH TO SETUP
                                                              EOU
FOU
NUMTST
                                                                                                        O(R2),C'O'
ERPINY
O(R2),C'9'
ERRINY
R9,9
                                                                                                                                                                                                                                                                                CHAR = 0 7
IF LOW INVALID OPERAND
CHAR = 9
IF HIGH, INVALID OPERAND
ELSE LCAD MAX CHAR = 9
                                                              FOU
MYC
LA
 SETUP
                                                                                                        LARNUMIGI.BLANKS
RB.1
R5.0
R4.0
                                                                                                                                                                                                                                                                                 FILL SPACE WITH BLANKS
SET INCREMENT = 1
ZERO RS
ZERO INDEX
                                                                                                       LECE E E
 INDATA
                                                                                                                                                                                                                                                                               GET CHARACTER
CHAP = BLANK
IF YES, DONE
CHAR = 7
IF YES, DONE
CHAR = + 7
IF YES, GO TO XPRES1
CHAR = - 7
IF YES, GO TO XPPES2
IF CHAR OVER MAX, GO TO ERLONG
STORE CHAP TO SITION
GET NEXT CHAR
                                                               SE
CBE
                                                               BEXTA GA GA
 XPRES1
                                                                                                                                                                                                                                                                                  SET EXPRESSION CODE * 1
 XPRES2
                                                                                                         R10.2
                                                                                                                                                                                                                                                                                  SET EXPRESSION CODE = 2
                                                              EQU
EH
EH
DONE
                                                                                                       R9,=F16*
NUMBER
R5,R1
LABOUT, (LABNUM, NUMVAL, ERCODE), VI
R1,P5
P3,ERCODE
R),=F11
ERRONV
ROWER

                                                             0000 F 1
 VALFNO
                                                                                                     P2.1(92)
R7.EXCODE
R7.=F*O*
EXPTST
R7.=F*1*
SUMFXP
                                                                                                                                                                                                                                                                                MOVE POINTER TO NEXT OPERAND
LOAD EXPRES CODE
CODE = 0.7
IF YES, GO TO EXPIST
CODE = 1.7
IF NOT, GO TO SUBTRACT
 ADDEXP
                                                                                                       RT.EXVAL
RT.NIMVAL
RT.NIMVAL
PT.NIMVAL
EXPTST
                                                                                                                                                                                                                                                                               LCAD EXPRESSION VALUE ADD NUMVAL STORE RESULT IN NUMVAL GO TO EXPIST
                                                               g
Equ
 SUBEXP
                                                                                                         97.FXVAL
                                                                                                                                                                                                                                                                                 FLUO EXAVE
```

```
R7.NUMVAL
                           ST
EQU
C
BE
                                                                                                                        STORE RESULT IN NUMVAL
EXPIST
                                             RIO.=F*O*
VALCUT
R7.NUMVAL
R7.EXVAL
RIO.EXCODE
LBLIST
                                                                                                                        FXPRESSION CODE = 0 ?
IF YES, GO TO VALOUT
ELSE, LOAD NUNVAL
STORE IN CXVAL
STORE EXPRESS CODE IN EXCODE
GO TO LALIST
                            ST
ST
FOU
VAL OUT
                                             R6.NUMVAL
R7.4(R1)
P6.0(R7)
LEAVE
                                                                                                                        LOAO NUMYAL
LOAO ADDR NUMYAL
PASS BACK NUMYAL
AND LEAYF ROUTINE
                           NUMBER
                                                                                                                        POINT R2 TO LAST VALID CHAR
LAST CHAR = M ?
IF YES, GO TO HEXIN
LAST CHAR = O ?
IF YES, GO TO OCTIN
LAST CHAR = B ?
LAST CHAR = B ?
IF YES, GD TO BININ
                                             * R2, =F'1'
O(R2),C'H'
HEXIN
O(R2),C'O'
OCTIN
OCTIN
O(R2),C'B'
BININ
DEC IN
                                                                                                                         LOAD MULTIPLIER
OCTIN
                                             R7.8
R4.=F'1'
CONVRT
                                                                                                                        LOAD MULTIPLIER
POINT LIMIT AT LAST DIGIT
GO TO CONVRT
                           SBELSELLLLEMINALBSUBFUS
BININ
                                              R7,2
R4,=F'l'
                                                                                                                         LOAD MULTIPLIRR
POINT LIMIT AT LAST DIGIT
CONVRI
                                              R9.0
P5.0
R8.0
R6.15
                                                                                                                        ZERO VALUE
ZERO POINTER INDEX
ZERO R9
LOAD MASK FOR CHAR TO BINARY
                                             RS,R7
R3,LABNUM(RS)
R3,R6
P9,R3
R5,1(RS)
P4,CTLODP
R7,NUMVAL
R7,1(RZ)
VALFND
CTLOOP
                                                                                                                        MULTIPLY RY BASE
LOAD NEXT CHAR
CONVERT TO BINARY
ADD TO SUM
INCREMENT POINTER
DC LOOP RY NUMBER OF DIGITS
STOPE VALUE IN NUMYAL
PESTORE VALUE OF RZ
GC TO VALEND
                                            R7.16
R4,=F11:
05.0
R9.0
R9.0
R9.CHARIN
HEXIN
                                                                                                                        LOAD MULTIPLIER
POINT LIMIT AT LAST DIGIT
ZERO INDEX POINTER
ZERO R9
ZERO VALUE
ZERO CHARIN
                            SEA
LA
LSTOU
HEYCVT
                                              PG,07
R310
R11,0
P6.16
P11.4ABNUM(R5)
P11.CHARIN
                                                                                                                         MULTIPLY BY BASE ZERO LIST INDEX ZERO RIL SET LOOP COUNTER FOR LIST LOOP CHAR STORE CHAR
                           1 A
1 A
1 C
5 T
```

```
PIL.HXLIST(R3)
RIL.CHARIN
HEX VAL
P3-1(R3)
R6.IDLOOP
ERRINV
R7.R3'
R5.IIP5)
R4.HEXCVT
R7.NUMVAL
R2.1EXCVT
R2.1EXCVT
R2.1EXCVT
R2.1EXCVT
R2.1EXCVT
IDLOOP
                           EOU EAT U TABLETA
                                                                                                                      INSERT CHAR FROM LIST
COMPARE CHAR AND LIST ENTRY
IF EQUAL, GO TO HEXVAL
INCREMENT R3
GO BACK TO IDLOOP ON COUNT
IF NOT FOUND, INVALID CHAR
HEYVAL
                                                                                                                      ADD TO SUM
INCREMENT POINTER INDEX
BRANCH ON NUMBER OF DIGITS
STOPE VALUE IN NUMVAL
RESTORE VALUE OF R2
GO TO VALEND
                           BOU
BOU
EQU
EQU
FRPINY
                                            R12,1
LEAVE
R12.2
#11.8(P1)
R12.0(R11)
                                                                                                                      SET ERCODE = 1
AND LEAVE ROUTINE
FOLONG
                                                                                                                       SET ERCODE = 2
LEAVE
                           LOAD ADDR OF ERCODE PASS BACK ERCODE
END
                                             LABNUM
NUMVAL
ERCODE
EXCODE
CHARIN
HXLIST
PLANKS
```

